Entry Edenfield:1990:PPM from ieeemicro.bib

Last update: Fri Jul 3 02:09:12 MDT 2009                Valid HTML 3.2!

Index sections

Top | Symbols | Math | A | B | C | D | E | F | G | H | I | J | K | L | M | N | O | P | Q | R | S | T | U | V | W | X | Y | Z

BibTeX entry

@Article{Edenfield:1990:PPM,
  author =       "Robin W. Edenfield and Michael G. Gallup and William
                 B. {Ledbetter, Jr.} and Ralph C. McGarity and Eric E.
                 Quintana and Russel A. Reininger",
  title =        "The 68040 Processor: Part 2, Memory Design and Chip
                 Verification",
  journal =      j-IEEE-MICRO,
  volume =       "10",
  number =       "3",
  pages =        "22--35",
  month =        jun,
  year =         "1990",
  CODEN =        "IEMIDZ",
  ISSN =         "0272-1732",
  bibdate =      "Thu Dec 14 06:08:58 MST 2000",
  bibsource =    "Science Citation Index database (1980--2000);
                 Compendex database",
  abstract =     "An address-translation cache features a 4- or 8-Kbyte
                 selectable page size while translation registers
                 provide transparent mapping of segments up to 4
                 Gbytes.",
  acknowledgement = ack-nhfb,
  affiliation =  "Motorola Inc, Austin, TX, USA",
  classcodes =   "B1265F (Microprocessors and microcomputers); C5130
                 (Microprocessor chips); C5210 (Logic design methods)",
  classification = "714; 722; 723",
  conference =   "First Annual Hot Chips Symposium",
  corpsource =   "Motorola Inc., Austin, TX, USA",
  keywords =     "32 bit; arbitration; Cache Memories; chip
                 verification; Computer Architecture; Computer
                 Interfaces; Computers, Microcomputer; Data Buses; Data
                 Storage, Digital--Design; Dedicated Test Logic;
                 external bus; external bus protocol; External Bus
                 Protocol; IEEE 1149.1 standard; internal caches; logic
                 testing; management; memory; memory design; memory
                 subsystem; microprocessor chips; Microprocessor
                 Chips--Testing; Motorola 68000 Family; Motorola 68040
                 processor; Random Logic; snooping; storage management;
                 timing specifications",
  meetingabr =   "First Annu Hot Chips Symp",
  meetingaddress = "Palo Alto, CA, USA",
  meetingdate =  "Jun 26--27 1989",
  meetingdate2 = "06/26--27/89",
  sponsor =      "IEEE Computer Soc, Palo Alto, CA, USA",
  treatment =    "P Practical",
}

Related entries