Entry Darley:1990:TFP from ieeemicro.bib

Last update: Fri Jul 3 02:09:12 MDT 2009                Valid HTML 3.2!

Index sections

Top | Symbols | Math | A | B | C | D | E | F | G | H | I | J | K | L | M | N | O | P | Q | R | S | T | U | V | W | X | Y | Z

BibTeX entry

@Article{Darley:1990:TFP,
  author =       "Merrick Darley and Bill Kronlage and David Bural and
                 Bob Churchill and David Pulling and Paul Wang and Rick
                 Iwamoto and Larry Yang",
  title =        "The {TMS390C602A} Floating-Point Coprocessor for
                 {Sparc} Systems",
  journal =      j-IEEE-MICRO,
  volume =       "10",
  number =       "3",
  pages =        "36--47",
  month =        jun,
  year =         "1990",
  CODEN =        "IEMIDZ",
  ISSN =         "0272-1732",
  bibdate =      "Thu Dec 14 06:08:58 MST 2000",
  bibsource =    "Compendex database;
                 garbo.uwasa.fi:/pc/doc-soft/fpbiblio.txt; Science
                 Citation Index database (1980--2000)",
  abstract =     "A recent Sparc (scalable processor architecture)
                 processor consists of a two-chip configuration,
                 containing the TMS390C601 integer unit (IU) and the
                 TMS390C602A floating-point unit (FPU). The second
                 device, an innovative coprocessor that lets the
                 processor execute single- or double-precision
                 floating-point instructions concurrently with IU
                 operations is described. Dedicated floating-point
                 hardware in the FPU increases the performance of the
                 system. Running at clock periods as small as 20 ns, the
                 chip should deliver 5.5 million double-precision
                 floating-point operations per second under the Linpack
                 benchmark (50-MHz clock rate). The FPU provides single-
                 and double-precision arithmetic functions: addition,
                 subtraction, multiplication, division, square root,
                 compare, and convert. To minimize its math unit's
                 latency, the FPU uses a highly parallel architecture
                 requiring separate math units to optimize additions and
                 multiplications. Traps stop the execution of a program
                 to jump to software routine for handling data-dependent
                 errors or to execute instructions not implemented in
                 the hardware. Benchmark results are presented. (4
                 Refs.)",
  acknowledgement = ack-nj # " and " # ack-nhfb,
  affiliation =  "Texas Instruments Inc, Dallas, TX, USA",
  classcodes =   "B1265F (Microprocessors and microcomputers); C5130
                 (Microprocessor chips); C5230 (Digital arithmetic
                 methods)",
  classification = "B1265F (Microprocessors and microcomputers); C5130
                 (Microprocessor chips); C5230 (Digital arithmetic
                 methods); 721; 722; 723",
  conference =   "First Annual Hot Chips Symposium",
  corpsource =   "Texas Instrum. Inc., Dallas, TX, USA",
  keywords =     "TMS390C602A floating-point coprocessor; Sparc systems;
                 Two-chip configuration; TMS390C601 integer unit;
                 TMS390C602A floating-point unit; Linpack benchmark;
                 Addition; Subtraction; Multiplication; Division; Square
                 root; Compare; Convert; addition; chip configuration;
                 compare; Computer Architecture--Reduced Instruction Set
                 Computing; Computer Systems, Digital--Parallel
                 Processing; convert; digital arithmetic; division;
                 Floating-Point Coprocessor; floating-point unit; Highly
                 Parallel Architecture; Linpack benchmark;
                 Microprocessor Chips; microprocessor chips;
                 multiplication; Multiplier Data Path; Sparc Systems;
                 Sparc systems; square root; subtraction; TMS390C601
                 integer unit; TMS390C602A; TMS390C602A floating-point
                 coprocessor; two-",
  meetingabr =   "First Annu Hot Chips Symp",
  meetingaddress = "Palo Alto, CA, USA",
  meetingdate =  "Jun 26--27 1989",
  meetingdate2 = "06/26--27/89",
  sponsor =      "IEEE Computer Soc, Palo Alto, CA, USA",
  thesaurus =    "Digital arithmetic; Microprocessor chips",
  treatment =    "P Practical",
}

Related entries