Entry Edmondson:1995:SIE from ieeemicro.bib

Last update: Fri Jul 3 02:09:12 MDT 2009                Valid HTML 3.2!

Index sections

Top | Symbols | Math | A | B | C | D | E | F | G | H | I | J | K | L | M | N | O | P | Q | R | S | T | U | V | W | X | Y | Z

BibTeX entry

@Article{Edmondson:1995:SIE,
  author =       "John H. Edmondson and Paul Rubinfeld and Ronald
                 Preston and Vidya Rajagopalan",
  title =        "Superscalar instruction execution in the {21164 Alpha}
                 microprocessor",
  journal =      j-IEEE-MICRO,
  volume =       "15",
  number =       "2",
  pages =        "33--43",
  month =        apr,
  year =         "1995",
  CODEN =        "IEMIDZ",
  ISSN =         "0272-1732",
  bibdate =      "Thu Dec 14 06:08:58 MST 2000",
  bibsource =    "Compendex database; Science Citation Index database
                 (1980--2000)",
  note =         "Presented at Hot Chips VI, Stanford University, CA,
                 August 14--16, 1994.",
  acknowledgement = ack-nhfb,
  affiliation =  "Digital Equipment Corp",
  affiliationaddress = "Hudson, MA, USA",
  classcodes =   "B1265F (Microprocessors and microcomputers); B2570D
                 (CMOS integrated circuits); C5130 (Microprocessor
                 chips)",
  classification = "714.2; 721.1; 721.3; 722.1; 722.2; 722.4",
  corpsource =   "Digital Equipment Corp., Hudson, MA, USA",
  keywords =     "0.5; 21164 Alpha; 300 MHz; Algorithms; Buffer storage;
                 Cache control/bus interface; Central processing units;
                 chips; CMOS chip; cmos integrated circuits; CMOS
                 integrated circuits; Computer architecture; Data
                 storage equipment; Digital arithmetic; Fourway
                 superscalar instruction; High clock rate; high clock
                 rate; high-throughput/nonblocking memory systems;
                 instruction sets; latency; low operational; Low
                 operational latency; micron; microprocessor;
                 Microprocessor chips; Nonblocking memory systems;
                 Parallel processing systems; Performance; Pipeline
                 processing systems; Superscalar alpha microprocessor;
                 Superscalar instruction execution; superscalar
                 instruction execution; Transistors; User interfaces",
  treatment =    "P Practical",
}

Related entries