Entry Huang:1995:PWE from sigplan1990.bib

Last update: Thu Apr 12 03:37:15 MDT 2012                Valid HTML 3.2!

Index sections

Top | Symbols | Numbers | Math | A | B | C | D | E | F | G | H | I | J | K | L | M | N | O | P | Q | R | S | T | U | V | W | X | Y | Z

BibTeX entry

@Article{Huang:1995:PWE,
  author =       "T.-Y. Huang and W.-S. Liu",
  title =        "Predicting the worst-case execution time of the
                 concurrent execution of instructions and cycle-stealing
                 {DMA I/O} operations",
  journal =      j-SIGPLAN,
  volume =       "30",
  number =       "11",
  pages =        "1--6",
  month =        nov,
  year =         "1995",
  CODEN =        "SINODQ",
  ISSN =         "0362-1340 (print), 1523-2867 (print), 1558-1160 (electronic)",
  ISSN-L =       "0362-1340",
  bibdate =      "Sat Sep 7 07:51:54 MDT 1996",
  abstract =     "The paper describes an efficient algorithm which gives
                 a bound on the worst-case execution times of the
                 concurrent execution of CPU instructions and
                 cycle-stealing DMA I/O operations. Simulations of
                 several programs were conducted to evaluate this
                 algorithm. Compared with the traditional pessimistic
                 approach, the bound on the worst-case execution time
                 produced by the algorithm is significantly tighter. For
                 a sample program that multiplies two matrices while the
                 I/O bus is fully utilized, our algorithm achieves a
                 39\% improvement in the accuracy of the prediction.",
  acknowledgement = ack-nhfb,
  affiliation =  "Dept. of Comput. Sci., Illinois Univ., Urbana, IL,
                 USA",
  classification = "C4140 (Linear algebra); C4240C (Computational
                 complexity); C4240P (Parallel programming and algorithm
                 theory); C6120 (File organisation); C6150J (Operating
                 systems); C6150N (Distributed systems software)",
  keywords =     "Algorithm evaluation; Concurrent execution; CPU
                 instructions; Cycle-stealing DMA I/O operations; I/O
                 bus; Matrix multiplication; Program simulation;
                 Worst-case execution time prediction",
  thesaurus =    "Computational complexity; File organisation;
                 Input-output programs; Matrix multiplication; Parallel
                 processing; Processor scheduling; Real-time systems;
                 Simulation; Timing",
}

Related entries