Entry Choi:1996:TCD from ieeepardisttech.bib

Last update: Fri Mar 2 02:06:23 MST 2018                Valid HTML 3.2!

Index sections

Top | Symbols | Numbers | A | B | C | D | E | F | G | H | I | J | K | L | M | N | O | P | Q | R | S | T | U | V | W | X | Y | Z

BibTeX entry

@Article{Choi:1996:TCD,
  author =       "Lynn Choi and Hock-Beng Lim and Pen-Chung Yew",
  title =        "Techniques for Compiler-Directed Cache Coherence",
  journal =      j-IEEE-PAR-DIST-TECH,
  volume =       "4",
  number =       "4",
  pages =        "23--34",
  month =        "Winter",
  year =         "1996",
  CODEN =        "IPDTEX",
  DOI =          "https://doi.org/10.1109/88.544434",
  ISSN =         "1063-6552 (print), 1558-1861 (electronic)",
  ISSN-L =       "1063-6552",
  bibdate =      "Mon Jun 7 07:52:29 MDT 1999",
  bibsource =    "Compendex database;
                 http://www.math.utah.edu/pub/tex/bib/ieeepardisttech.bib",
  URL =          "http://dlib.computer.org/pd/books/pd1996/pdf/p4023.pdf;
                 http://www.computer.org/concurrency/pd1996/p4023abs.htm",
  acknowledgement = ack-nhfb,
  affiliation =  "Intel Corp",
  affiliationaddress = "CA, USA",
  classification = "722.1; 722.2; 722.4; 723.1; 723.5; C5220P (Parallel
                 architecture); C5320G (Semiconductor storage); C5440
                 (Multiprocessing systems); C6120 (File organisation);
                 C6150C (Compilers, interpreters and other processors)",
  corpsource =   "Intel Corp., Santa Clara, CA, USA",
  journalabr =   "IEEE Parallel Distrib Technol",
  keywords =     "art software; Barrier synchronization; Buffer storage;
                 Cache miss; cache storage; caches; compiler directed
                 cache coherence; Compiler directed coherence; compiler
                 directed techniques; Computer simulation; Execution
                 time; hardware compiler directed techniques; hardware
                 directory schemes; large scale; large scale shared
                 memory; memory architecture; Microprocessor chips;
                 multiprocessor performance; multiprocessors; optimising
                 compilers; parallel architectures; Parallel processing
                 systems; Phase Invalidation scheme; private; Program
                 compilers; Program processors; remote shared data;
                 shared memory systems; Spatial locality; Stale
                 references; state of the; Synchronization; Temporal
                 locality; Two; Two phase invalidation (TPI)",
  treatment =    "P Practical",
}

Related entries