Entry Benner:1994:FBP from lncs1994.bib
Last update: Mon Mar 13 02:21:52 MDT 2017
Top |
Symbols |
Math |
A |
B |
C |
D |
E |
F |
G |
H |
I |
J |
K |
L |
M |
N |
O |
P |
Q |
R |
S |
T |
U |
V |
W |
X |
Y |
Z
BibTeX entry
@Article{Benner:1994:FBP,
author = "T. Benner and R. Ernst and I. Koenenkamp and U.
Holtmann",
title = "{FPGA} Based Prototyping for Verification and
Evaluation in Hardware-Software Cosynthesis",
journal = j-LECT-NOTES-COMP-SCI,
volume = "849",
pages = "251--??",
year = "1994",
CODEN = "LNCSD9",
ISSN = "0302-9743 (print), 1611-3349 (electronic)",
ISSN-L = "0302-9743",
bibdate = "Mon May 13 11:52:14 MDT 1996",
bibsource = "http://www.math.utah.edu/pub/tex/bib/lncs1994.bib",
acknowledgement = ack-nhfb,
}
Related entries
- based,
763(0)21,
763(0)96,
765(0)40,
765(0)50,
772(0)177,
773(0)1,
773(0)13,
773(0)278,
773(0)368,
773(0)379,
774(0)384,
774(0)410,
775(0)71,
776(0)265,
776(0)341,
778(0)63,
778(0)125,
782(0)298,
785(0)98,
786(0)188,
786(0)233,
787(0)187,
789(0)707,
794(0)139,
800(0)131,
800(0)152,
800(0)167,
800(0)235,
800(0)262,
803(0)622,
807(0)102,
809(0)90,
811(0)200,
811(0)297,
815(0)99,
815(0)298,
819(0)42,
823(0)137,
823(0)218,
825(0)453,
829(0)6,
839(0)56,
839(0)318,
846(0)114,
849(0)45,
849(0)141,
849(0)240,
849(0)259,
849(0)286,
849(0)309,
849(0)312,
849(0)318,
849(0)409,
851(0)169,
852(0)151,
852(0)289,
854(0)41,
854(0)53,
854(0)461,
854(0)820,
854(0)878,
856(0)329,
856(0)509,
856(0)690,
859(0)285,
860(0)96,
861(0)28,
862(0)203,
863(0)476,
866(0)189,
866(0)546,
869(0)154,
869(0)386,
871(0)194,
872(0)137,
874(0)151,
875(0)125
- evaluation,
763(0)137,
771(0)1,
779(0)59,
779(0)323,
783(0)45,
783(0)344,
788(0)424,
788(0)485,
792(0)206,
794(0)1,
794(0)25,
794(0)52,
794(0)76,
794(0)89,
794(0)111,
794(0)123,
794(0)139,
794(0)159,
794(0)180,
794(0)193,
794(0)213,
794(0)231,
794(0)253,
794(0)266,
794(0)284,
794(0)305,
794(0)321,
794(0)335,
794(0)353,
794(0)369,
794(0)389,
794(0)406,
794(0)425,
794(0)445,
796(0)111,
796(0)424,
797(0)158,
797(0)170,
797(0)172,
797(0)219,
797(0)417,
814(0)311,
816(0)40,
818(0)273,
818(0)338,
823(0)352,
837(0)155,
846(0)228,
849(0)332,
852(0)97,
853(0)45,
856(0)47,
866(0)239,
866(0)556,
869(0)366,
869(0)511,
873(0)233,
873(0)502,
876(0)45
- FPGA,
849(0)34,
849(0)57,
849(0)66,
849(0)126,
849(0)132,
849(0)135,
849(0)141,
849(0)144,
849(0)175,
849(0)240,
849(0)259,
849(0)271,
849(0)303,
849(0)315,
849(0)332,
849(0)397,
849(0)421
- prototyping,
816(0)56,
817(0)192,
821(0)236,
823(0)24,
849(0)111,
849(0)138,
849(0)230,
849(0)259,
849(0)318,
849(0)338,
856(0)310
- verification,
780(0)1,
780(0)73,
780(0)239,
780(0)253,
780(0)386,
780(0)490,
780(0)502,
789(0)161,
789(0)726,
803(0)124,
803(0)273,
803(0)347,
805(0)13,
815(0)1,
815(0)278,
816(0)189,
818(0)14,
818(0)55,
818(0)68,
818(0)81,
818(0)118,
818(0)182,
818(0)194,
818(0)207,
818(0)247,
818(0)311,
818(0)441,
818(0)468,
820(0)316,
836(0)64,
836(0)81,
849(0)117,
859(0)158,
859(0)177,
859(0)205,
859(0)269,
859(0)391,
861(0)226,
863(0)1,
863(0)170,
863(0)351,
863(0)641,
864(0)223,
867(0)226,
873(0)83,
873(0)190,
873(0)639,
874(0)229,
880(0)77