Last update: Wed Sep 26 02:10:21 MDT 2018
Top |
Symbols |
Numbers |
Math |
A |
B |
C |
D |
E |
F |
G |
H |
I |
J |
K |
L |
M |
N |
O |
P |
Q |
R |
S |
T |
U |
V |
W |
X |
Y |
Z
BibTeX entry
@InProceedings{Sadayappan:1989:CRD,
author = "P. Sadayappan and S. K. Rao",
title = "Communication reduction for distributed sparse matrix
factorization on a processor mesh",
crossref = "ACM:1989:PSN",
pages = "371--379",
year = "1989",
bibdate = "Wed Apr 15 19:32:44 MDT 1998",
bibsource = "http://www.math.utah.edu/pub/tex/bib/supercomputing89.bib",
acknowledgement = ack-nhfb,
classification = "C4230 (Switching theory); C7410D (Electronic
engineering)",
corpsource = "Dept. of Comput. and Inf. Sci., Ohio State Univ.,
Columbus, OH, USA",
keywords = "circuit analysis computing; circuit simulation;
distributed sparse matrix factorization; elimination
tree; fragmented distribution; interprocessor
communication; mesh-connected processor network;
multiprocessor interconnection networks; processor
mesh",
sponsororg = "ACM; IEEE",
treatment = "P Practical",
}
Related entries
- analysis,
0(0)xviii--849,
0(0)21,
0(0)32,
0(0)81,
0(0)106,
0(0)162,
0(0)257,
0(0)337,
0(0)361,
0(0)521,
0(0)557,
0(0)562,
0(0)580,
0(0)589,
0(0)616,
0(0)637,
0(0)655,
0(0)665,
0(0)765,
0(0)775,
0(0)779,
0(0)797
- C4230,
0(0)426,
0(0)704,
0(0)713
- C7410D,
0(0)81,
0(0)162
- circuit,
0(0)xviii--849,
0(0)81,
0(0)123,
0(0)361,
0(0)732
- communication,
0(0)436,
0(0)476,
0(0)637,
0(0)704,
0(0)732,
0(0)759,
0(0)765,
0(0)809
- computing,
0(0)10,
0(0)21,
0(0)32,
0(0)42,
0(0)51,
0(0)58,
0(0)71,
0(0)81,
0(0)86,
0(0)106,
0(0)113,
0(0)133,
0(0)141,
0(0)197,
0(0)215,
0(0)326,
0(0)446,
0(0)450,
0(0)457,
0(0)647,
0(0)759
- distributed,
0(0)21,
0(0)58,
0(0)389,
0(0)466,
0(0)476,
0(0)562,
0(0)637,
0(0)737,
0(0)809
- distribution,
0(0)96
- electronic,
0(0)81,
0(0)162,
0(0)446
- elimination,
0(0)333
- engineering,
0(0)xviii--849,
0(0)51,
0(0)71,
0(0)81,
0(0)86,
0(0)113,
0(0)123,
0(0)162,
0(0)175,
0(0)197,
0(0)225,
0(0)511
- factorization,
0(0)225,
0(0)248
- interconnection,
0(0)426,
0(0)446,
0(0)457,
0(0)466,
0(0)495,
0(0)505,
0(0)704,
0(0)713
- interprocessor,
0(0)436,
0(0)476
- matrix,
0(0)81,
0(0)162,
0(0)225,
0(0)243,
0(0)248,
0(0)326,
0(0)333,
0(0)337,
0(0)380,
0(0)665
- multiprocessor,
0(0)xviii--849,
0(0)2,
0(0)10,
0(0)21,
0(0)32,
0(0)42,
0(0)106,
0(0)197,
0(0)205,
0(0)243,
0(0)248,
0(0)257,
0(0)266,
0(0)276,
0(0)283,
0(0)314,
0(0)351,
0(0)389,
0(0)426,
0(0)457,
0(0)466,
0(0)476,
0(0)485,
0(0)495,
0(0)505,
0(0)531,
0(0)589,
0(0)637,
0(0)647,
0(0)675,
0(0)699,
0(0)704,
0(0)713,
0(0)721,
0(0)747,
0(0)759,
0(0)765,
0(0)775,
0(0)779,
0(0)797,
0(0)809,
0(0)826,
0(0)832,
0(0)842
- network,
0(0)86,
0(0)152,
0(0)197,
0(0)283,
0(0)426,
0(0)457,
0(0)466,
0(0)476,
0(0)485,
0(0)495,
0(0)505,
0(0)551,
0(0)557,
0(0)704,
0(0)713,
0(0)732,
0(0)737,
0(0)809,
0(0)826
- processor,
0(0)10,
0(0)58,
0(0)123,
0(0)187,
0(0)314,
0(0)326,
0(0)380,
0(0)399,
0(0)436,
0(0)457,
0(0)476,
0(0)495,
0(0)505,
0(0)655,
0(0)665,
0(0)704,
0(0)759,
0(0)765,
0(0)809,
0(0)820
- Sadayappan, P.,
0(0)637
- simulation,
0(0)21,
0(0)32,
0(0)42,
0(0)58,
0(0)71,
0(0)81,
0(0)96,
0(0)113,
0(0)197,
0(0)205,
0(0)337,
0(0)361,
0(0)457,
0(0)495,
0(0)551,
0(0)597,
0(0)647,
0(0)765
- sparse,
0(0)10,
0(0)81,
0(0)337
- switching,
0(0)426,
0(0)704,
0(0)713,
0(0)797
- theory,
0(0)xviii--849,
0(0)2,
0(0)10,
0(0)32,
0(0)42,
0(0)71,
0(0)96,
0(0)113,
0(0)152,
0(0)162,
0(0)175,
0(0)197,
0(0)205,
0(0)243,
0(0)248,
0(0)276,
0(0)294,
0(0)304,
0(0)314,
0(0)326,
0(0)333,
0(0)337,
0(0)344,
0(0)351,
0(0)380,
0(0)399,
0(0)426,
0(0)531,
0(0)597,
0(0)647,
0(0)699,
0(0)704,
0(0)713,
0(0)789