Last update: Wed Sep 26 02:10:27 MDT 2018
Top |
Symbols |
Numbers |
A |
B |
C |
D |
E |
F |
G |
H |
I |
J |
K |
L |
M |
N |
O |
P |
Q |
R |
S |
T |
U |
V |
W |
X |
Y |
Z
BibTeX entry
@InProceedings{Alnuweiri:1991:OBV,
author = "H. M. Alnuweiri",
title = "Optimal bounded-degree {VLSI} networks for sorting in
a constant number of rounds",
crossref = "IEEE:1991:PSA",
pages = "732--739",
year = "1991",
bibdate = "Wed Apr 15 16:28:01 MDT 1998",
acknowledgement = ack-nhfb,
classification = "B2570 (Semiconductor integrated circuits); C4230M
(Multiprocessor interconnection); C4240P (Parallel
programming and algorithm theory); C6130 (Data handling
techniques)",
corpsource = "Dept. of Electr. Eng., British Columbia Univ.,
Vancouver, BC, Canada",
keywords = "bounded-degree VLSI networks; computational
complexity; enumeration-sort; I/O pins; index-mapping
methodology; multiple chip networks; multiprocessor
interconnection networks; optimal VLSI sorters;
parallel programming; partitioning; programming theory;
reduced-area shuffle networks; rotate-sort; sorting;
VLSI",
sponsororg = "IEEE; ACM",
treatment = "T Theoretical or Mathematical",
}
Related entries
- algorithm,
0(0)xxiii--917,
0(0)4,
0(0)56,
0(0)101,
0(0)122,
0(0)139,
0(0)187,
0(0)197,
0(0)218,
0(0)294,
0(0)316,
0(0)462,
0(0)502,
0(0)512,
0(0)578,
0(0)600,
0(0)633,
0(0)654,
0(0)678,
0(0)702,
0(0)712,
0(0)722,
0(0)742,
0(0)754,
0(0)764,
0(0)786,
0(0)842,
0(0)854,
0(0)866
- B2570,
0(0)534
- C4230M,
0(0)380,
0(0)390,
0(0)400,
0(0)644,
0(0)654,
0(0)754,
0(0)764,
0(0)776
- C4240P,
0(0)197,
0(0)462,
0(0)578,
0(0)600,
0(0)633,
0(0)712,
0(0)722,
0(0)742,
0(0)754,
0(0)764,
0(0)786,
0(0)842,
0(0)854,
0(0)866
- C6130,
0(0)712
- chip,
0(0)348,
0(0)534
- circuit,
0(0)348,
0(0)534
- complexity,
0(0)4,
0(0)187,
0(0)197,
0(0)294,
0(0)512,
0(0)633,
0(0)742,
0(0)754
- computational,
0(0)4,
0(0)68,
0(0)158,
0(0)166,
0(0)187,
0(0)197,
0(0)230,
0(0)242,
0(0)294,
0(0)304,
0(0)462,
0(0)512,
0(0)541,
0(0)633,
0(0)742,
0(0)754
- data,
0(0)xxiii--917,
0(0)24,
0(0)46,
0(0)86,
0(0)122,
0(0)158,
0(0)176,
0(0)230,
0(0)273,
0(0)446,
0(0)453,
0(0)540,
0(0)677,
0(0)678,
0(0)679,
0(0)682,
0(0)692,
0(0)712,
0(0)722,
0(0)764,
0(0)786,
0(0)854,
0(0)866
- handling,
0(0)712
- I/O,
0(0)567
- integrated,
0(0)218,
0(0)348,
0(0)435,
0(0)472,
0(0)534,
0(0)682
- interconnection,
0(0)46,
0(0)358,
0(0)370,
0(0)380,
0(0)390,
0(0)400,
0(0)644,
0(0)654,
0(0)754,
0(0)764,
0(0)776,
0(0)818
- multiple,
0(0)150,
0(0)722,
0(0)806
- multiprocessor,
0(0)xxiii--917,
0(0)36,
0(0)46,
0(0)68,
0(0)86,
0(0)150,
0(0)158,
0(0)166,
0(0)208,
0(0)230,
0(0)304,
0(0)316,
0(0)328,
0(0)338,
0(0)380,
0(0)390,
0(0)400,
0(0)424,
0(0)481,
0(0)522,
0(0)540,
0(0)541,
0(0)554,
0(0)567,
0(0)600,
0(0)644,
0(0)654,
0(0)664,
0(0)682,
0(0)712,
0(0)754,
0(0)764,
0(0)776,
0(0)806,
0(0)818,
0(0)830,
0(0)842,
0(0)900
- network,
0(0)36,
0(0)46,
0(0)253,
0(0)380,
0(0)390,
0(0)400,
0(0)435,
0(0)664,
0(0)742,
0(0)754,
0(0)764,
0(0)776,
0(0)818,
0(0)830
- number,
0(0)xxiii--917,
0(0)534,
0(0)633
- optimal,
0(0)512,
0(0)610
- partitioning,
0(0)111,
0(0)702,
0(0)866
- Semiconductor,
0(0)534
- sorting,
0(0)712,
0(0)722
- techniques,
0(0)xxiii--917,
0(0)4,
0(0)36,
0(0)46,
0(0)68,
0(0)86,
0(0)150,
0(0)158,
0(0)166,
0(0)230,
0(0)253,
0(0)304,
0(0)316,
0(0)328,
0(0)338,
0(0)370,
0(0)453,
0(0)491,
0(0)522,
0(0)540,
0(0)541,
0(0)554,
0(0)567,
0(0)644,
0(0)664,
0(0)682,
0(0)712,
0(0)806,
0(0)818,
0(0)830,
0(0)900
- theory,
0(0)4,
0(0)158,
0(0)166,
0(0)187,
0(0)197,
0(0)230,
0(0)242,
0(0)294,
0(0)304,
0(0)462,
0(0)512,
0(0)578,
0(0)600,
0(0)633,
0(0)644,
0(0)654,
0(0)702,
0(0)712,
0(0)722,
0(0)742,
0(0)754,
0(0)764,
0(0)786,
0(0)806,
0(0)830,
0(0)842,
0(0)854,
0(0)866
- VLSI,
0(0)348,
0(0)534