

A Complete Bibliography of Publications in *IEEE Computer Architecture Letters*

Nelson H. F. Beebe
University of Utah
Department of Mathematics, 110 LCB
155 S 1400 E RM 233
Salt Lake City, UT 84112-0090
USA

Tel: +1 801 581 5254

FAX: +1 801 581 4148

E-mail: beebe@math.utah.edu, beebe@acm.org,
beebe@computer.org (Internet)

WWW URL: <http://www.math.utah.edu/~beebe/>

17 May 2023

Version 1.06

Title word cross-reference

[GKK⁺22, HCK⁺21, JLRA18, KKL⁺15, LYY⁺21, LYL⁺16, LHZ19, WKE12].
Accelerator [BHY⁺19, CMP⁺14, DXSS15, KDS22, LAC14, LBB⁺19, LWM20, LAM⁺22, LHWB10, LWB13, MMY⁺14, NBH13, RSRT19, XHG⁺19, YHM17, YG18, ZL18a].
accelerator-based [LHWB10].
Accelerator-Rich [LBB⁺19].
Accelerators [AW15, BSMB23, FSO⁺22, JKK⁺21, KPPK21, MNFI20, MMAAK21, OSH16, PGC22, RSO21, WLDN19, YSL⁺21].
Access [Ano13h, Ano13i, CYAW20, DSVK12, KSB19, LGLK17, MSI18, PJ22, SCR⁺17, WTSW21, XYMY16].
Access-Control [LGLK17]. **accesses** [Zha06]. **Accounting** [LJM⁺14, LMC⁺09].
Accumulate [GG17, JPC18]. **Accuracy** [DKD07, SHK15]. **Accurate**

3 [RMMLK16, ZBA⁺20]. *O*(1) [LX08].
-D [RMMLK16].
2.5D [CWK⁺22].
3D [HRF⁺11, XYMY16, HLR21].
4T [JDK⁺02].
Abstract [BEA⁺13]. **Accelerate** [JLA16, NK22]. **Accelerated** [FFAMK15, LZL⁺20]. **Accelerating** [KKJ⁺22, SK21, SPHS22, SAA⁺23, VRS18, WMZY17, ZZW⁺22]. **Acceleration**

[BREM08, CAPS09, JC17, KHB⁺19, LYR⁺20, RCBJ11, SJ22]. **ACE** [BREM08]. **Achieve** [WZLQ15]. **Achieving** [SCR⁺17, WCZ⁺12]. **Across** [WXZ⁺21]. **Active** [BDJ06]. **Ad** [Ano09a]. **Adapting** [MNFI20]. **Adaptive** [GF16, KK21, LZLX15, MCKW10, SK21, SDTG04, SCF04, XYZ15, XYMY16, YKP⁺22, ZWL15]. **Address** [IKW⁺20, KNGK15, KJS⁺19, SfCL03, VD02, YWG17, AD06, LLLM06]. **Addressable** [VHN15]. **Addressing** [CE14, MVJ17]. **ADL** [BVL09]. **Adopting** [LLLM06]. **ADT** [MDK⁺23]. **Advance** [KMJ18]. **Advanced** [Ano16k]. **Advancing** [RAD⁺23]. **Advertisement** [Ano09b, Ano09c, Ano09d, Ano09e, Ano09f, Ano09g, Ano10c, Ano10d, Ano10b, Ano10f, Ano10e, Ano12k, Ano10g, Ano14f]. **Affinity** [HLH16]. **Against** [LEBM20, OKS⁺15, SKS⁺15]. **Aggressive** [JTG23, MDK⁺23]. **Aging** [SRH20]. **Aging-Aware** [SRH20]. **AI** [MGH⁺22]. **Algorithm** [LX08, LAS22, XL07]. **Algorithm/Hardware** [LAS22]. **Algorithms** [CLCG14]. **Aligner** [ZZJ18]. **Alignment** [HKO⁺22, VRS18, ZZJ18]. **Alleviating** [ZZW⁺23]. **Allocation** [LLM⁺21, MJBD11, NPS21, PKKK23, ZWL15]. **Allocator** [KKLL22, LMK06]. **Alternative** [CTNL16, HBL⁺10, KZL18, MAHK18]. **Amdahl** [CM08, VMS17]. **Amoeba** [MPA⁺18]. **Analysis** [Ano14c, Ano14d, BY17, BREM08, CNHH15, GGS19, HLH16, HLR21, KCPG18, KKP⁺18, SRS11, TOIS17, VP16]. **Analytical** [KZL18, SGBE18]. **Analytics** [Ano16k, HLR21, KKL20, LZL⁺20]. **Analyzing** [NGS15]. **Annual** [Ano11a, Ano12a, Ano13a]. **Application** [CNHH15, CV15, GSG⁺17, WCC14, ZCG18]. **Application-Level** [ZCG18]. **Application-Specific** [WCC14]. **Applications** [BGZT22, DVAE18, DSVK12, HMCP16, JLA16, KPEC10, LPK16, MLK15, MGI14, MSE⁺17, ODKK18, SAA⁺23, VP16, WJA⁺19, WLL⁺22]. **Approach** [BGZT22, CV15, EGWM14, GMM⁺19, KZL18, LEBM20, PGC22, SBVB17]. **Approaches** [NGS15]. **Approximate** [LHPR23]. **Approximation** [CKZ⁺20, KQD18, SRLM20]. **Arbiter** [ZAK⁺17]. **ARCE** [RADZ19]. **Architecting** [SYC14, ZLS10]. **Architectural** [GD18, KNQ15, SMY15, Wu14, ZLM⁺20, ZWT22]. **Architecture** [AWD⁺18, Ano14a, Ano14b, Ano15b, Ano15d, Ano15c, Ano15e, Ano15a, Ano16a, Ano16b, Ano17, Ano18, Ano19, Ano20, Ano21, Ano22, ACG⁺07, BDBS⁺08, BVL09, DS09, DL20, DM06, Eec22, FFAMK15, Gau09, Jac16a, JPC18, JP13, KWL13, KLS11, KLKK14, KL02, KR18, LCHL20, LKA15, LYL⁺16, LJ18, MMR17, OKS⁺15, PLL08, RADZ19, SRV⁺19, SRS20, SKS⁺15, SHK15, Ska13, SCR⁺17, SJA⁺17, SHJW21, SCB⁺20, SM18, WLL⁺22, YNS⁺08, YKP⁺22, ZL18b, ZTRA22, ZZJ18, AD06]. **Architecture-Assisted** [RADZ19]. **Architectures** [BRUS21, DXSS15, IXS18, KFJ⁺03, LLKS12, MTM18, NBH13, RAD⁺23, RB14, SGBE18, SRT12, WCZ⁺12, WLL17, XYMY16, XGH⁺22, XWG⁺14]. **Area** [OKS⁺15, SKS⁺15]. **Area-Efficient** [OKS⁺15, SKS⁺15]. **Argus** [NS15]. **Argus-G** [NS15]. **Array** [AS18, CTL⁺20, KLCA21, LKKS15, LWM20]. **Arrays** [APK⁺18, SHW19]. **ARSENAL** [SM18]. **Assertions** [ZB19]. **Assess** [Eec22]. **Assisted** [CST⁺04, CKA20, DV13, MPPS17, PPG⁺17, RADZ19]. **Associate** [Eec13, Mar13a]. **Associative** [HCM10, KZL18, YKMG15]. **Asymmetric** [AA19, LBB⁺19, MNU⁺15, SCR⁺17, MWK⁺06]. **Atomic** [KLZ12]. **atomicity** [BLM06]. **Attached** [BSMB23]. **Attack** [ASSK21, KYP21, MPA⁺18]. **Attacks** [BBZ⁺19]. **Attention** [LHPR23]. **Authors**

[Ano14b, Ano14d, Ano15d, Ano15e, Ano08d, Ano09n, Ano09o, Ano10o, Ano10p]. **Auto** [CXS18]. **Auto-Tuning** [CXS18]. **Automata** [AS18, AWD⁺18, SRV⁺19]. **Automata-Processing** [AWD⁺18]. **Automated** [WLN22]. **Automatic** [BVL09, LCW⁺16, YSL⁺21]. **Autonomous** [APK⁺21, KWB⁺20, MPA⁺18]. **Available** [KL18]. **AVFs** [BREM08]. **Aware** [AGJ18, APK⁺21, AS14, CCWY17, DL20, EGWM14, FPA⁺21, HCM10, JEAG⁺19, KPKK20, KQGS16, KKKH18, LZS⁺08, LA16, MNU⁺15, Mus09, NPS21, PBO⁺15, SSVS21, SRH20, UKM02, Vol21, YC15, ZTS16, ZKF⁺18, ZLAE17, IPS14]. **Away** [GBK⁺09]. **AYUSH** [MV15].

B [PGJ12]. **B-Fetch** [PGJ12]. **Back** [Ano12d, Ano12e, Ano12j, Ano13c, Ano13d, Ano16c, Ano16p]. **Backend** [PDGV16]. **Backup** [MPA⁺18]. **Bad** [MCM13]. **Balanced** [Ant09, FSO⁺22, GVG⁺08, SDTG04, Zha06]. **Balancing** [ILXY18a]. **Bandwidth** [AMW15, KL18, MA19]. **Bank** [RMA⁺20, XGH⁺22]. **Banked** [RMA⁺20]. **Barrier** [CKZ⁺20]. **Basecalling** [LJ18]. **Basecalling-in-Memory** [LJ18]. **Based** [APK⁺18, BVL09, CNHH15, DC18, FD08, GLH⁺20, Hos18, IKW⁺20, KP21, KWL⁺17, KL18, KJS⁺19, KJK21, KKJ⁺22, KL02, KNE⁺14, LLKS12, LLSA18, LSJ⁺19, LZLX15, LHZ19, LJ18, MPPS17, MM03, MAT17, Mus09, NSC20, NGS15, PJ22, PL10, RSRT19, SSVS21, SBVB17, SKTC05, SJM17, SRH20, SRLM20, VGMSLN⁺18, ZZW⁺22, LAC14, LLLM06, LMK06, LHWB10, yPSS⁺10, SYC14, HH22, MGH⁺22, ZTRA22]. **Bayesian** [BHY⁺19, KDL23, LLM⁺21, NR21]. **BayesTuner** [NR21]. **BDDs** [PV06]. **Be** [TLG⁺11]. **Behavior** [TV02]. **Benchmark** [ILG10, KL02, WLL17]. **Benchmarking** [MTM18, XHG⁺19, ZWT22]. **BENoC** [WCK08]. **Best** [SKTC05]. **Better** [MCM13, YSL⁺21]. **Better-Than-Bad** [MCM13]. **Between** [HSUS11, ILXY18b]. **Beyond** [Ant09, GVG⁺08]. **Bias** [KK21, RZ06]. **Bidirectional** [LYY⁺21]. **Big** [AG17, Ano16k, Jac16a, JLA16, MSE⁺17]. **Big-Data** [MSE⁺17]. **BigData** [LCHL20]. **Bin** [WLWZ19]. **Binary** [LAM⁺22]. **Birkhoff** [DC18]. **Bit** [ILXY18a, JAM17, WSVS22]. **Bit-Level** [ILXY18a]. **Bit-Serial** [JAM17, WSVS22]. **Bitstream** [KDL23]. **Bitwise** [SHB⁺15]. **Block** [CCWY17, Jac16b, KG10, RB14, TMSA16, VD02, ZM07]. **Block-** [VD02]. **Blocks** [MCM13]. **Board** [Ano08a, Ano09h, Ano09i, Ano10h, Ano10i, Ano14a, Ano14c, Ano15b, Ano15c]. **Boomerang** [FHL⁺10]. **Boost** [VMS17]. **Bootstrapping** [KH18]. **Bottleneck** [AMW15, GGS19, KKP⁺18, LLD⁺18]. **Bottlenecks** [BHL⁺18]. **Bound** [SCL13]. **Bounded** [RSO21]. **Bounds** [SD04]. **Branch** [CSSU20, EHdSH20, MHAD15, PGJ12, ST20, SYC07]. **BRAWL** [LJ18]. **Breaking** [EHdSH20, LLD⁺18]. **Browser** [ZWT22]. **Browsing** [ZSLR14]. **Brutus** [BGS⁺20]. **BTB** [AGK21]. **BTB-X** [AGK21]. **Buffer** [ASSK21, KLCA21, SD04, SRLP09]. **Bufferless** [DPC16, KKK13]. **Buffers** [LMJ12]. **Building** [Jac16b, ZM07]. **Bulk** [SHB⁺15]. **Bursty** [HMCP16]. **Bus** [WCK08]. **Bus-Enhanced** [WCK08]. **Butterfly** [KBD07]. **BWM** [VRS18]. **Byte** [VHN15]. **Byte-Addressable** [VHN15].

C [ZAK⁺17]. **C-State** [ZAK⁺17]. **Cabinet** [Jac16a]. **Cache** [ALKSA19, AS14, BHL⁺18, BS17, BGS⁺20, BGP⁺17, BSMB23, CWK⁺22, CCWY17, CZYY11, FJ08, GRCV02, GKKW07, IPS14, JTG23, JP13, KLSD11, KG10, MPPS17, MA19, MCY⁺12, MCRV07, OKS⁺15,

PPG11, SSSM18, SKS⁺¹⁵, TV02, VGMSLN⁺¹⁸, VMP⁺¹⁶, WZLQ15, WKE12, XYMY16, YMG14, YFPF14, ZVYW03, ZLAE17, ZWL15, EPS06, Zha06]. **Cache-Attached** [BSMB23]. **Cache-aware** [IPS14]. **Caches** [BLKSA17, BS17, FJ08, JP13, KYP21, LKKS15, MV15, PHBC18, SSVS21, SLKD14, WMJM23, YSL⁺²¹, ZS18, Zha06]. **Caching** [YJZ15]. **Calculus** [BS17]. **call** [LLLM06]. **CAM** [WSVS22]. **Can** [TLG⁺¹¹]. **Capable** [LYR⁺²⁰]. **Capacity** [HCK22, SMLS15]. **CARB** [ZAK⁺¹⁷]. **Carlo** [SCL06]. **Case** [AA19, AS14, EE14, HBL⁺¹⁰, Jac16b, KK21, KWL⁺¹⁷, KKLL22, KR18, NMS14, Per21, PV06, ST20, SRT12, SCL13, Vol21, CMLV03, TD02, Zho06]. **CasHMC** [JC17]. **CAVA** [CST⁺⁰⁴]. **CEASER** [BGS⁺²⁰]. **Celebrates** [Ano10b]. **Cells** [JDK⁺⁰²]. **Cellular** [AS18, CTL⁺²⁰]. **Center** [KPKK20]. **Centralized** [MCKW10]. **Centric** [HEDH21, KR18]. **CF** [CXS18]. **CF-TUNE** [CXS18]. **Chaining** [KLCA21, MJBD11]. **Challenge** [DK13]. **Challenges** [LG20, RCK21]. **Chameleon** [YNS⁺⁰⁸]. **Change** [Jun17, KJS⁺¹⁹, KMJ18, Sez10]. **Channels** [KWKK18, NAG17]. **Characteristics** [ZSLR14]. **Characterization** [DS09, HS04, HLR21, SMY15, WXZ⁺²¹, WLL⁺²²]. **Characterizing** [BKA⁺⁰⁹, HXL⁺²², JSLW20, YCD⁺²⁰, YZY⁺²²]. **Checkpoint** [CST⁺⁰⁴]. **Checkpoint-Assisted** [CST⁺⁰⁴]. **Checkpointing** [MAT17]. **Chief** [Eec13, Gau09, Mar13a, Ska10a, Ska11a, Ska13]. **Chip** [AGJ18, CGY⁺¹⁴, DOM⁺⁰⁷, DOM⁺⁰⁸, GQLZ19, GGM⁺¹⁶, GKKW07, HCM10, KBD07, KKK13, KDS22, KLZ12, LGLK17, LZS⁺⁰⁸, LMJ12, MJBD11, MTT12, PL15, PPG11, RMMLK16, SD02, WCK08, XL07, ZM07, ZZW⁺²³, ZKW12, MWK⁺⁰⁶, Zho06]. **Chip-Multiprocessor** [PPG11]. **Chipkill** [JSDK13]. **Chiplet** [CWK⁺²²]. **Chopping** [RSO21]. **CIDR** [OKS⁺¹⁵, SKS⁺¹⁵]. **CIM** [KKL⁺⁰⁷]. **Circuit** [JLP07, XJ09]. **Circuit-level** [XJ09]. **Circuit-Switched** [JLP07]. **Circuits** [ZB19]. **Claims** [BGS⁺²⁰]. **Class** [KWKK18]. **Classification** [SRH20]. **Classifications** [KKL⁺⁰⁷]. **Client** [MLK15]. **Clock** [Mic20]. **Closing** [ILXY18b]. **Cloud** [DK16, GD18, HLR21, LAX⁺²⁰, WLL17]. **Clumsy** [KKK13]. **Cluster** [DRGA12, MWK⁺⁰⁶]. **Clustering** [SBQK21]. **CMA** [ZL18a]. **CMP** [Jac16b, KG10, LMC⁺⁰⁹, WCK08]. **CMPs** [MA19]. **CNN** [JLRA18, LWM20, SPHS22]. **CNNs** [WTSW21]. **Co** [DCG12, KWB⁺²⁰, LAS22]. **Co-Design** [KWB⁺²⁰]. **Co-designed** [DCG12]. **Co-Optimization** [LAS22]. **Coarse** [LYL⁺¹⁶, ZM07]. **Coarse-Grain** [ZM07]. **Coarse-Grained** [LYL⁺¹⁶]. **Code** [ALKSA19, GMMC15, RADZ19]. **Codesigned** [MKM17]. **Coding** [YFPF14]. **Cognitive** [WL16]. **Coherence** [BGP⁺¹⁷, BSMB23, CWK⁺²², JLP07, KLS11, SLC03, EPS06]. **Coherency** [BHY⁺¹⁹, MAHK18]. **Coherent** [MAHK18]. **Collaborative** [ACG⁺⁰⁷, CXS18]. **Collabratec** [Ano16l, Ano16m]. **collection** [Ano12k]. **Collective** [RASW19]. **Combinators** [AYL22]. **Combining** [VD02]. **Command** [GLH⁺²⁰]. **Comment** [Ant09]. **Commit** [DV13]. **Commodity** [TMNK19]. **Communication** [BDJ06, GGM⁺¹⁶, SPAP10, TASA13, LLLM06]. **Communications** [FJ08, RASW19]. **Community** [NSC20]. **Compact** [CGY⁺¹⁴]. **comparators** [YE07]. **Comparing** [Man15, SCF04]. **Competition** [Ano10a]. **Compilation** [RAD⁺²³]. **Compiler** [DV13, UKM02, WLDN19]. **Compiler-Assisted** [DV13]. **Compiler-Enabled** [UKM02]. **Complementary** [SYC07]. **Complex** [ACG⁺⁰⁷, ZL18a]. **Complexity**

[GG17, LX08]. **Comprehensive** [NS15]. **Compressed** [CEA18]. **Compressing** [PV06]. **Compression** [FPA⁺21, JJP⁺22, MM03, MVJ17, PBO⁺15]. **CompressPoints** [CEA18]. **Computation** [ACSV02, MLA⁺14, YHM17, ZB19]. **Computational** [SAA⁺23]. **Computations** [BY17]. **Compute** [JLRA18, LYL⁺16, PL10]. **Compute-Intensive** [LYL⁺16]. **Computer** [AKK16, Ano08c, Ano09a, Ano09l, Ano09m, Ano10f, Ano10l, Ano10a, Ano10n, Ano10m, Ano11i, Ano12j, Ano13j, Ano14a, Ano14b, Ano14e, Ano14f, Ano15b, Ano15d, Ano15c, Ano15e, Ano15f, Ano15g, Ano15a, Ano16a, Ano16b, Ano17, Ano18, Ano19, Ano20, Ano21, Ano22, BVL09, Eec22, Gau09, KL02, Ska13, Ano10c]. **Computers** [AG17, DL20, MTH11, Ano10b]. **Computing** [BSD⁺19, BREM08, DL19, GJ21, JKK⁺21, JAM17, KNG⁺18, KDL23, LHPR23, LJM⁺14, Man15, WLN22, Wu14, ZL17]. **Concurrency** [ZWL15]. **Concurrent** [ODKK18, SK21, ORS⁺06]. **Condition** [XYZ15]. **Conditions** [KCPG18]. **Conference** [Ano15h, Ano10g, Ano12c]. **Confidence** [PL10]. **Confidentiality** [HH22]. **Configurable** [YLK21]. **Configuration** [NR21]. **Configuring** [MSA19]. **conflict** [Zha06]. **Congestion** [GF16]. **Congestion-Insensitive** [GF16]. **Connected** [Ano10f, Ano13j]. **Conquer** [CLCG14]. **conscious** [CMLV03]. **Considering** [MA19]. **Consistency** [SJM02, ZLS10]. **Constrained** [GO15, KPEC10]. **Consumption** [BKA⁺09, FHL⁺10]. **Content** [KWL⁺17]. **Content-Based** [KWL⁺17]. **Contention** [ASSK21, SBVB17, TV02, WJFH11]. **Contents** [Ano14g, Ano14h, Ano15j, Ano15k, Ano16n, Ano16o, Ano12h, Ano16p]. **Context** [SRH20]. **Continuous** [SRT12]. **Control** [KKK13, LGLK17, NHKR19]. **Controlled** [ALSJ09, RCS15]. **Controller** [LLPC19, MGHP20, PDGV16]. **conversion** [RB14]. **Convolutional** [GG17, LHZ19, SW19, YKP⁺22]. **Cool** [UKM02]. **Cool-Fetch** [UKM02]. **Cooperative** [CV15, YJZ15]. **Coordinated** [NHKR19]. **Copies** [EE16]. **Coprocessor** [DEC⁺18, Jun17]. **Copying** [KLWJ21]. **Core** [BHL⁺18, BEA⁺13, CVP12, CXS18, DD18, FJ08, GBK⁺09, IXS18, Jun17, KFJ⁺03, LMT⁺09, LA16, MNU⁺15, NPS21, NSF⁺18, PKKK23, PHBC18, PL15, SW16, SSS⁺21, SMY15, XYMY16, ZLAE17, SPAP10]. **CoreNap** [PKKK23]. **Cores** [NS15]. **Corollaries** [CM08]. **Correct** [JSDK13, KRB⁺13]. **Correction** [EE16]. **Correlating** [GBS⁺20]. **Correlation** [SfCL03, SW19]. **Cost** [DKD07, MAT17, NS15]. **Count** [VGMSLN⁺18]. **Counter** [KMJ18, LLSA18, SJM17, RZ06]. **Counter-Based** [SJM17]. **Countermeasure** [BGS⁺20]. **Counters** [WLWZ19]. **counting** [Rot08]. **Cover** [Ano08c, Ano11c, Ano11d, Ano11f, Ano11e, Ano16e, Ano16f, Ano16g, Ano16h, Ano16i, Ano16j, Ano08b, Ano09j, Ano09k, Ano10j, Ano10k, Ano11g, Ano11h, Ano12d, Ano12e, Ano12h, Ano12i, Ano12j, Ano13c, Ano13d, Ano13f, Ano13g, Ano16c, Ano16p]. **Cover2** [Ano08a, Ano09h, Ano09i, Ano10h, Ano10i, Ano12f]. **Cover3** [Ano12g]. **Cover4** [Ano09l, Ano09m, Ano10l, Ano10m]. **Covert** [KWKK18, NAG17]. **CPI** [EHDH18]. **CPS** [Ano10g, Ano12c]. **CPU** [CFM⁺03, FLSZ17, HDAS18, LMC⁺09, NMS14, PHO⁺15]. **CPUs** [KCPG18]. **Critical** [BGZT22, GKK⁺22, ODKK18, PKKK23, TOIS17, ZAK⁺17]. **Criticality** [KP21]. **Critique** [MLA⁺14]. **Cross** [LEBM20, SHK15]. **Cross-Layer** [SHK15]. **Cross-Stack** [LEBM20]. **Crossbar** [KZY⁺19, ZL17]. **Cryogenic** [RCK21].

Cryptojacking [LEBM20]. **CSDP** [Ano10d]. **Cube** [JC17, JPC18]. **CXL** [SAA+23]. **CXL-Memory** [SAA+23]. **Cyber** [Ano16d, KWB+20]. **Cyber-Physical** [KWB+20]. **Cybersecurity** [Ano15h]. **Cycle** [JC17, KHB+19, LYR+20, MJB11, MMAAK21, RL17, RCBJ11]. **Cycle-Accurate** [JC17, KHB+19, LYR+20]. **Cycle-Level** [MMAAK21]. **Cyclic** [CTNL16].

D [RMMLK16, ZBA+20]. **DAEGEN** [WLDN19]. **Dagger** [LAX+20]. **DAM** [SSVS21]. **DAMARU** [KYP21]. **Danger** [SKTC05]. **Dark** [CMP+14, DXSS15, TNC19]. **Data** [AG17, AD06, ASK+21, Ano16k, BLKSA17, BBZ+19, DK16, FPA+21, GBS+20, HCK+21, HLH16, HH22, Jac16a, KP21, KPCK20, KWL+17, KJK21, KLZ12, LPK16, LZL+20, MCM13, MAT17, MVJ17, MSE+17, NSF+18, RL17, RMA+20, VMP+16, YKP+22, ZZW+22]. **Data-Aware** [FPA+21]. **Data-Dependent** [KWL+17]. **Database** [CSSU20]. **Datacenter** [DSVK12, DK13, KQD18, LMT+09, LLS+15]. **Datacenters** [SG14]. **Dataflow** [KLCA21, WLL+22]. **Datatype** [WKE12]. **Day** [RTKQ21]. **DC** [MDSG20]. **DCC** [KLSD11]. **DDMR** [GWR08]. **Deadblock** [SSVS21]. **Deadlock** [LX08, XL07, XYZ15]. **Deadlock-Free** [XYZ15]. **Debugging** [CVP12]. **Decay** [JDK+02]. **Decoder** [YWG17]. **Decongest** [WMZY17]. **Decoupled** [IXS18, KJK21, WLDN19]. **Decoupling** [DSVK12, SLC03]. **Deduplicating** [SMLS15]. **Deduplication** [APK+18]. **Deep** [GMM+19, HLR21, JE22, JKK+21, JAM17, KR18, LLPC19, NHKR19, SCB+20]. **Deeply** [ILXY18a, ILXY18b]. **Defending** [LEBM20]. **Defense** [MPA+18]. **Delay** [Cit04, SD04]. **Demand** [MHAD15].

Demotion [MDK+23]. **Demystifying** [Mic13]. **Denial** [KYP21]. **Denial-of-Service** [KYP21]. **Dense** [WMZY17]. **Dependable** [KLSD11]. **Dependence** [GGS19, TOIS17]. **Dependency** [PS17]. **Dependent** [KWL+17, MCM13]. **Design** [AS18, Ano10a, ACG+07, CTL+20, HRF+11, KNG+18, KWB+20, LKA15, LLPC19, SKK22, TASA13, TDO16, VMP+16, WL16, YHM17]. **designed** [DCG12]. **Designs** [KSO+16, XHG+19]. **Detailed** [XCW+19, YLK21]. **Detect** [WLWZ19]. **Detecting** [LG20, YE07]. **Detection** [KWL+17, KJS+19, LX08, MMR17, NS15, XL07, ZL18a]. **Detection-Based** [KJS+19]. **Determining** [BHY+19]. **Determinism** [RSO21]. **Deterministic** [Man15, Mic20, ODKK18]. **Development** [ACG+07]. **Device** [HSUS11]. **Devices** [GLH+20]. **Die-Stacked** [SFFG+19]. **Differential** [BS17]. **Digital** [Ano09a, Ano10c, SPHS22]. **Dimensional** [RL08]. **DIMM** [ALSJ09]. **Direct** [NSF+18, Zha06]. **direct-mapped** [Zha06]. **Directed** [PGJ12, ZMC17]. **Directional** [LCHL20]. **Directory** [HR10]. **Disaggregated** [Vol21]. **Discovering** [BGZT22]. **Discrete** [SRT12]. **Discrete-Continuous** [SRT12]. **Disintermediated** [BDJ06]. **Disk** [YNS+08]. **Distance** [BY17]. **Distinguish** [Ano10d]. **Distributed** [AKK16, CZYY11, FD08, MGH+22, SSS+21, SLKD14, SB18, SRLP09, YJZ15]. **Distribution** [SK21]. **Disturbance** [MVJ17, WMZY17, WLWZ19]. **Divergence** [ZTS16]. **Divergent** [WJA+19]. **Diversity** [TDO16]. **Divide** [CLCG14, ZKW12]. **Divide-and-Conquer** [CLCG14]. **DMA** [MAHK18]. **DNA** [HKO+22]. **DNN** [HCK+21, JKK+21, KPPK21, MMAAK21, NR21, SBQK21]. **DNNs** [KKJ+22, RAD+23]. **Domain**

[GGM⁺¹⁶, ST20]. **Domain-Specialized** [ST20]. **Dot** [AS18]. **Down** [EGWM14]. **DRACO** [SMLS15]. **DRAM** [EHH21, ILXY18b, KWL⁺¹⁷, KNQ15, KYM16, KKKH18, KKLL22, LLKS12, LKK19, LYR⁺²⁰, MCY⁺¹², MAT17, MGHP20, OKS⁺¹⁵, SSSM18, SKS⁺¹⁵, SHB⁺¹⁵, SJM17, SPHS22, SCR⁺¹⁷, TMNK19, WLWZ19, WSVS22, XGH⁺²², YYK⁺¹⁸, ZTRA22]. **DRAM-CAM** [WSVS22]. **DRAM-NVM** [KKLL22]. **DRAMA** [FFAMK15]. **DRAMs** [ALSJ09]. **DRAMSim2** [RCBJ11]. **DRAMsim3** [LYR⁺²⁰]. **Driven** [SYC14]. **Drives** [MLM⁺⁰⁶]. **Drives** [JZA⁺¹⁸, KKL20]. **Dual** [GWR08, MTT12]. **Due** [RCS15]. **Duplication** [KRB⁺¹³, MVJ17]. **DVFS** [CLCG14, NHKR19, RCS15]. **Dynamic** [CFM⁺⁰³, GWR08, GMM⁺¹⁹, HCM10, JMKP07, JMKP08, KK21, KCP⁺¹⁹, KDS22, LMK06, MHAD15, MCRV07, RMMLK16, SPJ02, SCF04, SKD09, YC15, ZB19]. **Dynamically** [MSA19, WTSW21].

eADR [HH22]. **eADR-Based** [HH22]. **Early** [NBH13]. **Early-Stage** [NBH13]. **EARtH** [EGWM14]. **easy** [Ano12k]. **ECC** [RK22]. **Ecosystem** [AWD⁺¹⁸]. **Edge** [DL19, GGS19]. **Edition** [DK13]. **Editor** [Eec13, Gau09, Mar13a, Ska09a, Ska10a, Ska11a, Ska13]. **Editor-in-Chief** [Eec13, Gau09, Mar13a, Ska10a, Ska11a, Ska13]. **Editorial** [Ano08a, Ano09h, Ano09i, Ano10h, Ano10i, Ano14a, Ano14c, Ano15b, Ano15c, Mar13b, Ska10a, Ska11a]. **Editors** [Mar13a, Eec13]. **Effective** [AGK21, HRF⁺¹¹]. **Effects** [MTT12]. **Efficiency** [IXS19, JSLW20, KCP⁺¹⁹, KQD18, LLS⁺¹⁵, SKTC05, VHN15, MWK⁺⁰⁶]. **Efficient** [AYL22, AG17, ALSJ09, BLKSA17, BDBS⁺⁰⁸, BGP⁺¹⁷, CGY⁺¹⁴, CLCG14, CHK⁺¹⁸, CXS18, DM06, GDF⁺⁰⁴, HMCP16, HR10, JSDK13, JJP⁺²², KP21, KDL23, LAX⁺²⁰, LWM20, MCY⁺¹², MJBD11, OKS⁺¹⁵, PKKK23, SRV⁺¹⁹, SKS⁺¹⁵, TLG⁺¹¹, WCK08, YHM17, ZL18b, ZSLR14, SPJ02]. **Efficiently** [LJ04]. **EH** [SGBE18]. **Electromagnetic** [HDAS18]. **Emanations** [HDAS18]. **Embedded** [BDBS⁺⁰⁸, CLJ⁺⁰², DS09, GGM⁺¹⁶, GRCV02, ILG10, MAHK18, PPG⁺¹⁷, RADZ19, SKA⁺²⁰, TLG⁺¹¹, YC15]. **Embedding** [KKJ⁺²²]. **Embedding-Based** [KKJ⁺²²]. **Emerging** [WJA⁺¹⁹]. **Employing** [LGLK17]. **Enabled** [KKL20, UKM02, ZL17]. **Enabling** [MCY⁺¹², MMAAK21, SRS20, SMZ18, WLN22]. **Enclave** [NK22]. **Encrypted** [LGLK17]. **Encryption** [KMJ18, RM18]. **End** [GF16, HXL⁺²²]. **End-Point** [GF16]. **End-to-End** [HXL⁺²²]. **Endurance** [YFPF14]. **Energy** [ALSJ09, BKA⁺⁰⁹, BDBS⁺⁰⁸, CV15, CM08, CLCG14, CXS18, DL20, EGWM14, GJ21, GO15, JSLW20, JSDK13, KP21, KQGS16, KDL23, KKL⁺¹⁵, KPEC10, LJM⁺¹⁴, PKKK23, SGBE18, TLG⁺¹¹, VHN15, Wu14, ZVYW03, ZL18b, ZSLR14]. **Energy-Constrained** [KPEC10]. **Energy-Efficiency** [VHN15]. **Energy-Efficient** [BDBS⁺⁰⁸, KP21, KDL23, TLG⁺¹¹, ZSLR14]. **Energy-Harvesting** [DL20, GJ21, SGBE18]. **Enforced** [MS16]. **Engine** [OK22]. **Engines** [NK22]. **Enhance** [FJ08, SJM02, TMSA16]. **Enhanced** [KRB⁺¹³, TOIS17, WCK08]. **enhancement** [Zho06]. **Enhancing** [GLJ⁺²¹, VMP⁺¹⁶]. **Ensuring** [HH22]. **Entangling** [RJ20]. **Enterprise** [LHCK22]. **Entropy** [Cit04]. **Environment** [ACG⁺⁰⁷, CVP12]. **Environments** [KKH14]. **Epoch** [CNHH15]. **Equality** [YHY⁺²²]. **Equations** [BS17]. **Era** [CMP⁺¹⁴, SSS⁺²¹]. **Error** [EE16, EUVG06, MMR17, NS15, PL15, RTKQ21, Vol21, WLWZ19]. **Errors** [GSG⁺¹⁷, KRB⁺¹³, YE07]. **Estimate**

[SW16]. **Estimating** [CFM⁺03]. **Evaluate** [EE14, KKL⁺15]. **Evaluating** [KKL⁺07, LJ04, WLL17]. **Evaluation** [CEA18, KSO⁺16, SJA⁺17]. **Evasive** [LG20]. **Exact** [WSVS22]. **Example** [GRCV02]. **Exascale** [Jac16b, Jac16a]. **Exceeding** [SfCL03]. **Exchange** [NSF⁺18]. **Executed** [MKSP05, WB14]. **Execution** [AWD⁺18, BBZ⁺19, CSSU20, HMCP16, IXS19, KKL⁺15, LLD⁺18, MLK15, MKSP05, NFAE19, ODKK18, ZTS16]. **Existing** [EE16]. **Expander** [HCK⁺21]. **Expectations** [YMBA19]. **Expected** [VGMSLN⁺18]. **Experience** [Ano16k, CZYY11]. **Expert** [PB16]. **Explaining** [MCRV07]. **Explicit** [BHD09]. **Exploit** [ZLAE17]. **Exploiting** [CE14, Cit04, EE16, EUVG06, GRCV02, GG11, KWKK18, LKK19, Mic20, yPSS⁺10, SBQK21, XJ09, ZSLR14]. **Exploration** [LLPC19, SGBE18]. **Explore** [BSD⁺19]. **Exploring** [BHL⁺18, CSSU20, HSUS11, SHJW21, WLDN19]. **Extending** [JP13, MV15, VMS17]. **Extensible** [KYM16, MGHP20]. **Extra** [SMLS15]. **EZ** [ZL18b]. **EZ-Pass** [ZL18b].

Fabric [ZL17]. **Facilitate** [ZLS10]. **Failures** [KWL⁺17, SG14]. **Fairness** [MA19, VS11]. **Fast** [KYM16, LGLK17, SMZ18, SHB⁺15]. **FastDrain** [ZKH⁺20]. **Fat** [Ant09, GVG⁺08]. **Fat-tree** [Ant09, GVG⁺08]. **Fault** [GDF⁺04, HRF⁺11, ZKF⁺18, Zho06]. **Fault-Aware** [ZKF⁺18]. **Fault-Tolerant** [GDF⁺04, HRF⁺11]. **Faults** [OKS⁺15, SKS⁺15]. **Feature** [YSL⁺21]. **FESSD** [LGLK17]. **Fetch** [MSA19, UKM02, AGJ18, PGJ12, UKM02]. **Fighting** [AMW15]. **File** [EE16, JEAG⁺19]. **Filter** [GF16, HKO⁺22]. **Filtering** [CXS18]. **find** [Ano12k]. **Fine** [BRUS21, MKM17, MCY⁺12, WYM⁺16]. **Fine-Grained** [BRUS21, WYM⁺16].

Fine-Granularity [MCY⁺12]. **Firmware** [BGL⁺23]. **First** [CAPS09, Eec22]. **First-Order** [Eec22]. **Fit** [LWB13]. **Fixed** [GRCV02]. **Flash** [IKW⁺20, KJK21, LKA15, LZLX15, yPSS⁺10, SYC14, YNS⁺08]. **Flash-Based** [LZLX15, yPSS⁺10, SYC14]. **Flash/FRAM** [YNS⁺08]. **Flattened** [KBD07]. **Flexibility** [KPPK21, TND⁺21]. **Flexible** [LWB13, XCW⁺19]. **Flexion** [KPPK21]. **FlexScore** [TND⁺21]. **Floating** [ACSV02, DKD07]. **Floating-Point** [DKD07]. **Flow** [Hos18, KKK13, MSE⁺17]. **Flow-Based** [Hos18]. **Footprint** [SW16]. **Foreword** [GPS06]. **Forward** [ASSK21]. **Forwarding** [BHD09]. **FPGA** [FLSZ17, LAC14, LZL⁺20, MGH⁺22, PP12]. **FPGA-Based** [MGH⁺22, LAC14]. **FPGAs** [LCHL20, RAD⁺23, SKK22]. **Fractal** [ZLS10]. **FRAM** [YNS⁺08]. **Framework** [BSD⁺19, BVL09, CYAW20, JJP⁺22, KLZ12, LHZ19, LWB13, SKK22, TMNK19, LHWB10]. **Free** [PS17, XYZ15]. **Frequency** [CTNL16, MLM⁺06, Mic20, YC15]. **Friendly** [LHPR23, PZX15]. **Front** [Ano08b, Ano09j, Ano09k, Ano10j, Ano10k, Ano11g, Ano11h, Ano12h, Ano12i, Ano13f, Ano13g]. **FTL** [SMLS15]. **Fully** [ZL17]. **Function** [LLKS12]. **Functional** [CAPS09, DCG12]. **Functional-First** [CAPS09]. **Functions** [TD02]. **Fusion** [LYY⁺21]. **Fuzzy** [ACSV02].

G [NS15]. **Gap** [ILXY18b]. **Gating** [CTNL16, LMT⁺09, ZL18b]. **GCMS** [WJFH11]. **GCN** [YSL⁺21]. **GCNs** [LYY⁺21, YCD⁺20]. **gem5** [RSRT19, AKK16, PHO⁺15]. **gem5-gpu** [PHO⁺15]. **GEMM** [LWM20]. **General** [WSVS22]. **General-Purpose** [WSVS22]. **Generalized** [AS18, CTL⁺20, GO15, MMY⁺14]. **Generation** [BVL09, GMMC15, SKK22]. **Genome** [LJ18]. **Global** [KK21, MPPS17, WJFH11]. **Globally**

[SDTG04]. **Goal** [TDO16]. **GP** [JJP⁺22]. **GP-GPU** [JJP⁺22]. **GPGPU** [CCWY17, LLKS12, NS15, SW16, ZCG18]. **GPGPUs** [NAG17, SSSM18, ZLAE17, ZWL15]. **GPU** [ABC⁺19, IXS19, JSLW20, JEAG⁺19, JJP⁺22, KLKK14, KCP⁺19, LSJ⁺19, RASW19, WCYC09, WJA⁺19, XWG⁺14, YCD⁺20, PHO⁺15]. **GPU-NEST** [JSLW20]. **GPUs** [HCK⁺21, HCK22, HXL⁺22, NMS14, NSF⁺18, PBO⁺15, WYM⁺16, YZY⁺22, YC15, ZTS16, ZZW⁺23]. **Grain** [MKM17, ZM07]. **Grained** [BRUS21, LYL⁺16, WYM⁺16]. **GraNDe** [YKP⁺22]. **Granular** [MNFI20, YJZ15]. **Granularity** [MCY⁺12]. **Graph** [AYL22, BY17, BHL⁺18, FSO⁺22, GKK⁺22, LKR21, NSC20, NGS15, ST20, SHJW21, TOIS17, YKP⁺22, ZLM⁺20, ZZW⁺22]. **Graph-Based** [NGS15]. **Graph-Processing** [ST20]. **Graphs** [GGS19]. **GraphSCC** [NSC20]. **Greedy** [DC18]. **GreenRouter** [KWL13]. **Guessing** [WTSW21]. **Guiding** [BY17].

HAD-TWL [KJS⁺19]. **Half** [MTT12]. **Half-Speed** [MTT12]. **Halt** [EGWM14]. **Halting** [ZVYW03]. **HAMMER** [LHPR23]. **Hammering** [KNQ15, LLSA18, SJM17]. **Hardware** [AGJ18, AW15, CTJ⁺17, CWK⁺22, CV15, CKA20, DVAE18, DD18, GKK⁺22, KP21, KH18, LHPR23, LAS22, LMK06, LCW⁺16, LYY⁺21, LAM⁺22, MLK15, MKM17, MS16, NGS15, OK22, PB16, SK21, SPHS22, WJFH11, WLL17, XL07, ZS18]. **Hardware-Assisted** [CKA20]. **Hardware-Friendly** [LHPR23]. **Hardware-Software** [CV15]. **Hardware/Software** [MKM17]. **Harmonic** [PL10]. **Harnessing** [GBS⁺20]. **Harvesting** [DL20, GJ21, SGBE18, Wu14]. **Hashing** [SMZ18]. **HBM3** [GLJ⁺21]. **HCI** [VMP⁺16]. **Heavy** [SSTS17]. **Heterogeneity** [APK⁺21, MTH11]. **Heterogeneity-Aware** [APK⁺21]. **Heterogeneous** [AEJE17, BRUS21, DL20, FLSZ17, GO15, GMM⁺19, HCK22, KFJ⁺03, LLS⁺15, MMY⁺14, PHO⁺15, TDO16, TMNK19, ZBA⁺20, ZKW12]. **Heterogeneous-ISA** [BRUS21]. **Heterogeneous-Reliability** [TMNK19]. **HeteroSim** [FLSZ17]. **Heuristics** [MGI14]. **HGNNs** [YZY⁺22]. **Hiding** [CST⁺04]. **Hierarchical** [BSBD⁺08, SKA⁺20]. **Hierarchy** [BHL⁺18, YMG14, ZM07]. **High** [CTL⁺20, DPC16, JSDK13, KKK13, KL18, PP12, RMMLK16, RB14, SKK22, SD04, SYC14, SRLP09, SHJW21, TASA13, YPFP14, YNS⁺08, ZVYW03, LHWB10]. **High-Bandwidth** [KL18]. **High-Level** [PP12]. **High-Performance** [CTL⁺20, DPC16, RMMLK16, SKK22, SHJW21, TASA13, ZVYW03, SYC14, LHWB10]. **High-Throughput** [KKK13, SRLP09]. **Highly** [KL18, RMA⁺20]. **Highly-Banked** [RMA⁺20]. **HiLITE** [SKA⁺20]. **Hit** [VGMSLN⁺18]. **HLS** [KDS22]. **HMC** [JPC18]. **HMC-MAC** [JPC18]. **Holes** [AEJE17]. **Holistic** [JZA⁺18, KSO⁺16]. **Homogeneous** [MTH11]. **Horizontal** [GG11]. **Hot** [KJS⁺19, WMZY17]. **HPC** [KR18]. **HW** [APK⁺18, DCG12]. **HW-Based** [APK⁺18]. **HW/SW** [DCG12]. **Hy** [NPS21]. **Hy-Sched** [NPS21]. **Hybrid** [JC17, JPC18, JP13, KKLL22, KSB19, LMK06, MCY⁺12, MV15, SSVS21, SRT12, YNS⁺08, YYK⁺18]. **Hyperthreading** [NPS21]. **Hyperthreading-Aware** [NPS21]. **Hypervisor** [PPG⁺17]. **hysteresis** [RZ06].

I/O [KLWJ21, LKA15, LKKS15, MAHK18, SYC14]. **IBM** [LCW⁺16]. **Ideal** [ALKSA19]. **Ideas** [JLA16]. **IDIO** [ASK⁺21]. **IEEE** [Ano08c, Ano09a, Ano09l, Ano09m, Ano10f, Ano10l, Ano10a, Ano10n, Ano10m, Ano11i, Ano12j, Ano13h, Ano13i,

Ano13j, Ano14e, Ano14f, Ano15f, Ano15g, Ano16l, Ano16m, Ano10b, Ano13e, Ano14a, Ano14b, Ano14c, Ano14d, Ano15b, Ano15d, Ano15c, Ano15e, Ano15a, Ano16d, Ano16a, Ano16b, Ano17, Ano18, Ano19, Ano20, Ano21, Ano22, Gau09, Ska13]. **IF** [RB14]. **IF-conversion** [RB14]. **IMEC** [ZL17]. **Imitation** [SKA⁺20]. **Immediate** [EHH21]. **Immediate-Response** [EHH21]. **Impact** [FHL⁺10, GSG⁺17]. **Impacts** [WKE12]. **Implementation** [LAM⁺22, WLL⁺22]. **Implementing** [JDK⁺02, TMNK19]. **Implication** [LKR21]. **Implications** [DK16, GD18, OSH16, ZLM⁺20]. **Improve** [KH18, KQD18, MMR17, WMJM23, XJ09]. **Improved** [DKD07]. **Improvement** [MA19]. **Improving** [CCWY17, CZYY11, IXS19, ILXY18a, KCP⁺19, LLS⁺15, MSA19]. **In-DRAM** [MAT17, XGH⁺22]. **in-Hardware** [SK21]. **In-Line** [LAC14]. **In-Memory** [CSSU20, CHK⁺18, LAS22, SRV⁺19, WLN22, ZL17]. **In-network** [EPS06]. **In-Order** [EHdSH20, HEDH21, PGJ12]. **In-SRAM** [SRS20]. **Inbound** [ASK⁺21]. **Including** [DRGA12]. **Increasing** [ÇE14]. **Incremental** [MAT17]. **Independent** [DS09, LKKS15]. **Independently** [ALSJ09]. **Index** [Ano11a, Ano12a, Ano13a, Ano15a, Ano16a, Ano16b, Ano17, Ano18, Ano19, Ano20, Ano21, Ano22, WMJM23]. **Indirect** [JMKP07, JMKP08]. **Induced** [DXSS15]. **Industry** [ILNS20]. **Inference** [DL19, JSLW20, KDL23, KKL20, LWM20, MMAAK21, NR21]. **Inference-Enabled** [KKL20]. **Infinity** [WLN22]. **Information** [Ano08d, Ano09n, Ano09o, Ano10o, Ano10p, Ano14b, Ano14d, Ano15d, Ano15e, Ano11i, Ano11j]. **Infrastructure** [AKK16]. **Initial** [ACSV02]. **Inline** [APK⁺18]. **Innovating** [KWL13]. **Inputs** [BEA⁺13]. **Insensitive** [GF16]. **Insertion** [JTG23]. **Inspired** [OKS⁺15, SKS⁺15]. **Instruction** [ALKSA19, BSBD⁺08, ILNS20, KP21, MMR17, MSA19, RYSN04, RJ20, WCZ⁺12, Zha06]. **Instructions** [ASSK21, MKSP05, WB14]. **Integrated** [NMS14, OK22]. **Integration** [Jun17, ZBA⁺20]. **Integrity** [RADZ19, SB18]. **Intel** [CLCG14, MDSG20]. **Intelligence** [Ano14c, Ano14d]. **Intelligent** [BGL⁺23]. **Intensive** [LYL⁺16, SAA⁺23]. **Inter** [GGM⁺16, LA16, NSF⁺18, RASW19, RMA⁺20, SPAP10, ZTS16, ZLAE17]. **Inter-Bank** [RMA⁺20]. **Inter-Core** [LA16, NSF⁺18, ZLAE17]. **Inter-Domain** [GGM⁺16]. **Inter-GPU** [RASW19]. **Inter-Socket** [SPAP10]. **Inter-Warp** [ZTS16]. **Interaction** [HSUS11]. **Interconnect** [CGY⁺14, KG10, SRV⁺19]. **Interconnection** [Ant09, GVG⁺08, SPJ02, SD04, GD06]. **Interface** [BHY⁺19]. **Interference** [ASSK21]. **Interleaving** [VD02]. **Intermediate** [WXZ⁺21]. **Internal** [yPSS⁺10]. **Interpreter** [MSI18]. **Interval** [SKTC05]. **Interval-Based** [SKTC05]. **Intervals** [GWR08, PL10]. **Intra** [SPAP10]. **Intra-Socket** [SPAP10]. **Intrinsic** [MMR17]. **Introducing** [Ano16l, Ano16m, Gau09, Ska13]. **Introduction** [Eec13, Mar13a]. **Intrusion** [ZL18a]. **Intrusive** [PDGV16]. **Invariant** [ASSK21]. **IP** [KL18]. **IPC** [EE14]. **Irregular** [CLCG14]. **ISA** [BRUS21, KFJ⁺03, MNU⁺15, WXZ⁺21]. **Isolating** [BBZ⁺19]. **Isolation** [ODKK18]. **Issue** [MVJ17, RYSN04]. **Java** [DS09]. **JavaScript** [VP16]. **Jobs** [Ano10n]. **Journaling** [BGL⁺23]. **Jumps** [JMKP07, JMKP08]. **Kernel** [NMS14]. **Key** [KKLL22]. **Kobold** [BSMB23]. **KSM** [ZCG18]. **KV** [PJ22]. **kW** [Jac16a]. **L1** [BLKSA17, PHBC18, VMP⁺16]. **L2**

[CST⁺04]. **L3** [FJ08]. **LA-LLC** [ZLAE17]. **Large** [DRGA12, DSVK12, HCM10, JLA16, LKR21, SG14]. **Large-Scale** [DRGA12, DSVK12, LKR21]. **Last** [JTG23, KYP21, YFPF14, ZLAE17]. **Last-Level** [JTG23, KYP21, ZLAE17]. **Latency** [KJS⁺19, KLWJ21, PKKK23, SCR⁺17, ZAK⁺17, ZZW⁺23]. **Latency-Critical** [PKKK23, ZAK⁺17]. **Law** [CM08, VMS17]. **Layer** [KSO⁺16, SHK15]. **Layout** [ALKSA19]. **LazyPIM** [BGP⁺17]. **Learned** [LKL⁺21]. **Learning** [GMM⁺19, HLR21, JE22, LLPC19, SKA⁺20, SCB⁺20, WMJM23, YG18, ZZW⁺22]. **Learning-Based** [ZZW⁺22]. **LEO** [RM18]. **Letter** [Ska09a, Ska10a, Ska11a]. **Letters** [Ano14a, Ano15b, Ano15c, Ano14b, Ano15d, Ano15e, Ano15a, Ano16a, Ano16b, Ano17, Ano18, Ano19, Ano20, Ano21, Ano22, Gau09, Ska13]. **Level** [ILXY18a, JTG23, KYP21, LKK19, LMJ12, MGI14, MMAAK21, PJ22, PP12, TV02, TMSA16, VE18, YFPF14, ZLAE17, ZCG18, LLLM06, XJ09]. **Leveling** [KJS⁺19, LZLX15, ZKF⁺18]. **Leveraging** [DD18, KG10, KQD18, LMJ12, LLS⁺15, MXS19, NR21, WZLQ15, ZS18]. **Library** [ACG⁺07, Ano09a, Ano10c]. **Life** [RTKQ21]. **Lifetime** [BSD⁺19, HSUS11, JP13, MV15, SMY15]. **Light** [IXS19]. **Light-Weight** [IXS19]. **Lightweight** [CYAW20, LAM⁺22, SKA⁺20, ZZW⁺22]. **like** [WCZ⁺12]. **Limit** [KWB⁺20]. **Limited** [AEJE17]. **Limits** [CTJ⁺17, SfCL03]. **Line** [LAC14]. **Linearization** [LHPR23]. **Link** [HRF⁺11, SCF04]. **Links** [SPJ02]. **List** [Ano11b, Ano12b, Ano13b]. **LLC** [KKH14, ZLAE17]. **LLVM** [RSRT19]. **LLVM-Based** [RSRT19]. **LMT** [SJ22]. **Load** [Ant09, GVG⁺08, HR10, ILXY18a, SDTG04]. **Load-Balanced** [Ant09, SDTG04]. **Load-Load** [HR10]. **Locality** [BY17, CCWY17, EF07, GG11, JEAG⁺19, LA16, SfCL03, SRLM20, XJ09, ZLAE17]. **Locality-Aware** [JEAG⁺19, ZLAE17]. **Lock** [MNU⁺15]. **loft** [IPS14]. **LogCA** [AW15]. **Logic** [FD08, TNC19]. **Logic-Based** [FD08]. **Long** [ZZW⁺23]. **LOOG** [IXS19]. **Lookaside** [LMJ12]. **Lookup** [KL18]. **Lookups** [CSSU20]. **Loop** [GRCV02]. **Low** [CLJ⁺02, Cit04, DKD07, GG17, KJS⁺19, KLWJ21, MAT17, NS15, PHBC18, RM18, SRS20, YFPF14, ZVYW03, LHWB10, MTT12]. **Low-Cost** [DKD07, MAT17, NS15]. **Low-Energy** [ZVYW03]. **Low-Latency** [KLWJ21]. **Low-Overhead** [SRS20]. **Low-Power** [PHBC18, LHWB10]. **LSM** [PJ22]. **LSTM** [MXS19]. **LT** [ZTRA22]. **LT-PIM** [ZTRA22]. **LUT** [ZTRA22]. **LUT-Based** [ZTRA22]. **LWE** [LAM⁺22]. **MAC** [JPC18]. **Machine** [Ano14c, Ano14d, DL19, YG18]. **Machines** [GBK⁺09, KWB⁺20]. **Main** [Sez10, YYK⁺18]. **Making** [YSL⁺21]. **Manage** [MCM13]. **Managed** [GMMC15]. **Management** [CFM⁺03, EGWM14, GMM⁺19, KPKK20, KWKK18, LKK19, LMT⁺09, MPPS17, MCY⁺12, MAHK18, RADZ19, SKA⁺20, SSS⁺21, SMY15, TMSA16, WJFH11, ZAK⁺17]. **Managing** [DOM⁺07, DOM⁺08, JE22]. **Many** [BHY⁺19, CXS18, DXSS15, GBK⁺09, KDS22, NBH13, PHBC18, SSS⁺21, SMY15, XYMY16, ZLAE17, ZZW⁺23]. **Many-Accelerator** [BHY⁺19, DXSS15, KDS22, NBH13]. **Many-Chip-Module** [ZZW⁺23]. **Many-Core** [CXS18, GBK⁺09, PHBC18, SSS⁺21, SMY15, XYMY16]. **Many-Thread** [GBK⁺09]. **Many-to-Many** [ZLAE17]. **mapped** [Zha06]. **Mapping** [HLH16, LHZ19, YKP⁺22]. **MapReduce** [IXS18, LYL⁺16]. **Massive** [Mus09, SMZ18].

Massively [ADS⁺19]. **match** [YE07]. **Matching** [PLL08, WSVS22, ZL18a]. **Matrix** [MNFI20, YKP⁺22]. **MCsim** [MGHP20]. **Mean** [LHPR23, PL10]. **Mean-Redistribution** [LHPR23]. **Measuring** [GSG⁺17]. **Mechanism** [BGP⁺17]. **Mechanisms** [RCS15, TVB⁺13, XYMY16]. **Memcached** [LAC14]. **Memoization** [ZS18]. **Memories** [KHB⁺19, KNQ15, KDS22, KZY⁺19, MCY⁺12, RM18, RMA⁺20, SM18, WCC14]. **Memory** [ALSJ09, AA19, AMW15, BKA⁺09, BGP⁺17, CSSU20, CYAW20, CKA20, CEA18, CHK⁺18, CMP⁺14, DXSS15, DD18, EHH21, FFAMK15, GSG⁺17, GLH⁺20, HCK⁺21, HKO⁺22, HCK22, IXS18, JC17, JPC18, JSDK13, JJP⁺22, JDK⁺02, JLA16, Jun17, JLRA18, KQGS16, KWL⁺17, KNG⁺18, KLKK14, KL18, KJS⁺19, KPL⁺21, KLL22, KKJ⁺22, KMJ18, KR18, LAX⁺20, LGLK17, LKK19, LKR21, LAS22, LMK06, LA16, LZLX15, LLPC19, LJ18, MDSG20, MGHP20, MDK⁺23, OK22, PS17, PZX15, RMA⁺20, RCBJ11, SRV⁺19, Sez10, SPHS22, SB18, SAA⁺23, SFFG⁺19, SCB⁺20, VE18, VHN15, Vol21, WJFH11, WYL⁺15, WJA⁺19, WLN22, WTSW21, XWG⁺14, XCW⁺19, YLK21, YYK⁺18, ZM07, ZL17, ZLS10, ZZJ18, BLM06, SAA⁺23]. **Memory-Centric** [KR18]. **Memory-Divergent** [WJA⁺19]. **Memory-Error** [Vol21]. **Memory-Induced** [DXSS15]. **Memory-Intensive** [SAA⁺23]. **Memory-Level** [VE18]. **Memory-Unaware** [KLKK14]. **Memristor** [KNE⁺14]. **Memristor-Based** [KNE⁺14]. **Mesh** [RL08, SCL13, XYZ15]. **Meshes** [GDF⁺04]. **Message** [Eec13, GGM⁺16, Mar13a]. **Metadata** [GBS⁺20, RADZ19]. **Method** [LPK16]. **Methodology** [CEA18, DM06, GDF⁺04, Hos18, WL16]. **Metric** [KKL⁺07, KPPK21]. **Metrics** [EE14, Mic13, NBH13, PL10, SKTC05, VS11, YMBA19]. **Microarchitectural** [BGZT22, DKD07, MSI18, MMAAK21]. **Microarchitecture** [CNHH15, KCB⁺20, WXZ⁺21]. **Microarchitecture-Based** [CNHH15]. **Microarchitectures** [DOM⁺07, DOM⁺08]. **Microservices** [GD18, LAX⁺20, LLM⁺21]. **Migration** [SSVS21, SD02, SLKD14]. **MIMD** [WCZ⁺12]. **MIMD-like** [WCZ⁺12]. **Mind** [AEJE17]. **Minimal** [FHL⁺10, RL08]. **Mining** [DK16, SHJW21]. **MinneSPEC** [KL02]. **Misprediction** [SYC07]. **Miss** [EHdSH20]. **Misses** [CST⁺04, Zha06]. **Mitigate** [VMP⁺16]. **Mitigating** [DXSS15, KNQ15, MTT12, SBVB17]. **Mitigation** [CKZ⁺20, KWL⁺17, PHBC18, SJM17]. **MNCaRT** [AWD⁺18]. **Mobile** [LWM20, TLG⁺11, ZSLR14]. **Modal** [HXL⁺22]. **Mode** [KPKK20]. **Mode-Aware** [KPKK20]. **Model** [AW15, BEA⁺13, DL20, Eec22, EHH21, FSO⁺22, KKL⁺15, KWB⁺20, LKL⁺21, LHE⁺21, PP12, PZX15, SGBE18, TOIS17, IPS14]. **Modeling** [ABC⁺19, BS17, EHH21, GJ21, GGS19, HEDH21, JZA⁺18, KKP⁺18, NBH13, PPG11, RSRT19, VE18, WJA⁺19, SCL06]. **Models** [BREM08, DRGA12, GO15, HBL⁺10, SW16, SPHS22, SJM02]. **Modern** [CWK⁺22, SFFG⁺19, TOIS17]. **Modular** [GWR08, WLDN19]. **Module** [ALSJ09, ZZW⁺23]. **Monitoring** [DEC⁺18, GMMC15]. **Monte** [SCL06]. **Morphable** [ZL17]. **Morphing** [YSL⁺21]. **Most** [Ano16k]. **Movement** [KJK21]. **MPSoC** [PP12]. **MPSoCs** [KLZ12]. **MPU** [VRS18, XGH⁺22]. **MPU-Sim** [XGH⁺22]. **MQSim** [LHCK22]. **MQSim-E** [LHCK22]. **MRAM** [ILXY18a, ILXY18b, ZBA⁺20]. **MTB** [AGJ18]. **MTB-Fetch** [AGJ18]. **Mth** [MKM17]. **Multi** [AWD⁺18, CVP12, EHDH18, FJ08, HXL⁺22,

IXS18, JSLW20, JJP⁺22, Jun17, KSO⁺16, KFJ⁺03, LSJ⁺19, MNU⁺15, MMY⁺14, PLL08, PJ22, PL15, RL17, SMZ18, SKK22, SPAP10, VS11, YLK21, Zho06]. **Multi-Accelerator** [MMY⁺14]. **Multi-Architecture** [AWD⁺18]. **Multi-Core** [CVP12, FJ08, IXS18, Jun17, KFJ⁺03, MNU⁺15, PL15, SPAP10]. **Multi-Cycle** [RL17]. **Multi-Die** [SKK22]. **Multi-GPU** [JSLW20, LSJ⁺19]. **Multi-Layer** [KSO⁺16]. **Multi-Level** [PJ22]. **Multi-Modal** [HXL⁺22]. **Multi-Prediction** [JJP⁺22]. **multi-processors** [Zho06]. **Multi-Stack** [YLK21]. **Multi-Stage** [EHDH18]. **Multi-String** [PLL08]. **Multi-Tenant** [LSJ⁺19]. **Multi-Threaded** [VS11]. **Multi-Threading** [SMZ18]. **MultiAmdahl** [MMY⁺14, ZKW12]. **Multicore** [ALSJ09, BEA⁺13, CAPS09, DVAE18, DM06, KCPG18, KLS11, Mic13, Mus09, NK22, ODKK18, SRH20, SHK15]. **Multicores** [AEJE17, SK21, VMS17]. **Multidimensional** [JSDK13]. **Multikernel** [WYM⁺16]. **Multilevel** [PPG11]. **Multimedia** [ACSV02]. **MultiPIM** [YLK21]. **Multiply** [GG17, JPC18]. **Multiprocessor** [ILG10, PPG11, SLC03, XL07]. **Multiprocessors** [AGJ18, GKKW07, HCM10, LMJ12, MTT12, SD02, MWK⁺06]. **Multiprogram** [EE14]. **Multistage** [Ant09, GVG⁺08]. **Multitasking** [KCP⁺19, ZCG18]. **Multithreaded** [BVL09, DVAE18]. **Multithreading** [AGJ18, KNE⁺14, SHW19]. **My** [ZKW12]. **Nahalal** [GKKW07]. **NAND** [KJK21]. **NAND-Based** [KJK21]. **Nanopore** [LJ18]. **Narrow** [EUVG06, KRB⁺13]. **Native** [MLK15]. **Near** [ALKSA19, FFAMK15, HCK⁺21, HKO⁺22, JKK⁺21, KPEC10, LAX⁺20, LZL⁺20, XGH⁺22, YKP⁺22]. **Near-Bank** [XGH⁺22]. **Near-Data** [HCK⁺21, YKP⁺22]. **Near-Ideal** [ALKSA19]. **Near-Memory** [LAX⁺20]. **Near-Storage** [JKK⁺21, LZL⁺20]. **Near-Threshold** [KPEC10]. **NearZero** [Jun17]. **Neda** [NSF⁺18]. **Need** [CVP12]. **Neighbor** [NSF⁺18]. **NEST** [JSLW20]. **Nested** [HBL⁺10]. **Netflix** [DK13]. **Network** [ASK⁺21, Ant09, CGY⁺14, GVG⁺08, JAM17, KPKK20, LKR21, LZS⁺08, LHZ19, PL15, RMA⁺20, SCL13, WCK08, XHG⁺19, ZL18a, EPS06, TASA13]. **Network-on-Chip** [CGY⁺14, LZS⁺08, PL15]. **Network-on-Memory** [RMA⁺20]. **Network-on-SSD** [TASA13]. **Networks** [FPA⁺21, GG17, GKK⁺22, HXL⁺22, KBD07, KKK13, KR18, MXS19, MJB11, NHKR19, RL08, RL09, RMMLK16, SPJ02, SW19, SD04, XYZ15, YHM17, YKP⁺22, ZLM⁺20, GD06]. **Networks-on-Chip** [RMMLK16]. **Neumann** [DC18]. **Neural** [FPA⁺21, GG17, GKK⁺22, HXL⁺22, JAM17, KR18, LKR21, LHZ19, MXS19, NHKR19, SW19, XHG⁺19, YHM17, ZLM⁺20]. **Neuromorphic** [BSD⁺19]. **Newest** [Ano16k]. **Newsletter** [Ano13e]. **Next** [GMMC15]. **NICs** [LAX⁺20, MGH⁺22]. **Nile** [DEC⁺18]. **NMTSim** [GLH⁺20]. **NNBench** [XHG⁺19]. **NNBench-X** [XHG⁺19]. **NoC** [SRLP09, WL16]. **NoCs** [DPC16, FHL⁺10, FD08, MCKW10, ZL18b]. **Noise** [CKZ⁺20, HDAS18]. **NoM** [RMA⁺20]. **Non** [LKR21, PZX15, PDGV16, RM18, RSO21, SM18, VHN15, WZLQ15]. **Non-** [PZX15]. **Non-Determinism** [RSO21]. **Non-Intrusive** [PDGV16]. **Non-Volatile** [LKR21, RM18, SM18, VHN15, WZLQ15]. **Novel** [XL07]. **NUMA** [SJA⁺17]. **NVM** [CYAW20, HH22, KKLL22, MV15, PDGV16]. **NVMmain** [PZX15]. **NVMe** [ZKH⁺20]. **NVMM** [OK22]. **O** [KLWJ21, LKA15, LKKS15, MAHK18,

SYC14]. **Obfuscation** [CYAW20]. **Oblivious** [SCL13, TD02]. **Odd** [SCL13]. **ODIN** [SRLM20]. **Off** [GKK⁺22, RSO21]. **Offer** [Ano10e]. **Offlining** [LKK19]. **offs** [BSD⁺19]. **On-Chip** [GGM⁺16, KBD07, KKK13, KDS22, KLZ12, LGLK17, MJBD11, ZM07, WCK08]. **On-Demand** [MHAD15]. **Once** [MSE⁺17]. **Online** [ZCG18]. **Open** [AWD⁺18, Ano13h, Ano13i, ACG⁺07, ILG10, OK22, SKK22]. **Open-Source** [AWD⁺18, ILG10, OK22, SKK22]. **OpenMDS** [SKK22]. **Operand** [BHD09, MSI18]. **Operating** [AEJE17]. **Operation** [KCPG18, RAD⁺23]. **Operations** [JPC18]. **Opportunities** [RCK21, TNC19, Wu14]. **Opportunity** [MTH11]. **Optane** [MDSG20]. **Optical** [CGY⁺14]. **Optimal** [BHY⁺19, CFM⁺03, NMS14]. **Optimization** [ALKSA19, BHY⁺19, CNHH15, GO15, KDS22, LAS22, LLM⁺21, MMY⁺14, NR21, WCC14, YMG14, GD06]. **Optimizations** [BY17, WZLQ15, ZM07]. **Optimizing** [MSE⁺17]. **ORAM** [RM18]. **Orbital** [DL19]. **Orchestrating** [ASK⁺21]. **Order** [CTJ⁺17, DV13, Eec22, EHdSH20, HEDH21, IXS19, PGJ12, TOIS17, CMLV03]. **Ordering** [HR10]. **Organization** [AGK21, BSBD⁺08, GKKW07]. **OS-Level** [LKK19]. **our** [Ano12k]. **Out-Of-Order** [DV13, IXS19, CTJ⁺17, HEDH21, TOIS17, CMLV03]. **Outcome** [CSSU20]. **Outputs** [WTSW21]. **Overall** [LX08]. **Overcoming** [HCK22]. **Overhead** [BGL⁺23, RM18, SRS20]. **Overheads** [KQGS16, SHK15, ZKH⁺20]. **Overview** [FUWT12]. **Packet** [KPKK20, MJBD11]. **Packets** [FHL⁺10]. **Page** [LMK06, TV02, WMZY17, ZKH⁺20]. **Page-based** [LMK06]. **Page-Level** [TV02]. **Pages** [JLA16]. **Paging** [HBL⁺10]. **Pairwise** [GBS⁺20]. **Pairwise-Correlating** [GBS⁺20]. **Paradigm** [TASA13]. **Parallel** [ADS⁺19, AKK16, CLCG14, EHH21, KLZ12, KPEC10, LX08, MPPS17, XL07, AD06]. **Parallel/Distributed** [AKK16]. **Parallelism** [yPSS⁺10, TMSA16, VE18]. **Parallelization** [DM06]. **Parity** [JSDK13]. **ParMiBench** [ILG10]. **Partially** [RL08]. **Partially-Minimal** [RL08]. **Partitioned** [JKK⁺21]. **Partitioning** [JLRA18, MCRV07]. **Party** [OSH16]. **Pass** [ZL18b]. **Passing** [GGM⁺16]. **PATER** [LCW⁺16]. **Path** [GKK⁺22, TOIS17]. **Paths** [RL17]. **Pattern** [Ano14c, Ano14d, CYAW20, SRS20, SHJW21, WSVS22]. **Patterns** [LPK16, WTSW21]. **PCIe** [LSJ⁺19]. **PCM** [KL18, WMZY17, YYK⁺18]. **PCM-Based** [KL18]. **pd** [AKK16]. **pd-gem5** [AKK16]. **Per-Core** [LMT⁺09, SW16]. **Per-task** [LJM⁺14]. **Performance** [AW15, ABC⁺19, BSD⁺19, BREM08, CCWY17, CZYY11, CLCG14, CTL⁺20, CFM⁺03, DPC16, DVAE18, EE14, FHL⁺10, GMMC15, GGS19, GF16, GSG⁺17, JSDK13, KKL⁺15, KKP⁺18, KH18, KWB⁺20, LKL⁺21, MA19, MTH11, MDSG20, MWK⁺06, NK22, PL10, RMMLK16, RCS15, RB14, SKK22, SJM02, SJA⁺17, SCL06, SHJW21, TASA13, VP16, WCZ⁺12, WMJM23, YMBA19, YNS⁺08, ZVYW03, ZCG18, ZL18b, ZWT22, LHWB10, SYC14, Zho06]. **Performance-Efficient** [ZL18b]. **Performance-Energy** [KKL⁺15]. **Periodic** [GJ21]. **Peripheral** [AMW15]. **Permanent** [OKS⁺15, SKS⁺15]. **Persistence** [KQGS16, MAT17, PDGV16]. **Persistent** [KQGS16, MDSG20, WYL⁺15]. **Perspective** [ILNS20, ZWT22]. **Petabyte** [Jac16a]. **PetaFLOP** [Jac16a]. **Phase** [Jun17, KJS⁺19, KMJ18, KKL⁺07, Sez10]. **Phase-Change** [KJS⁺19]. **Physical** [KWB⁺20, Rot08]. **Picture** [WXZ⁺21]. **PID** [RCS15]. **PID-Controlled** [RCS15].

PIM [NSC20, RCK21, SHJW21, ZTRA22]. **PIM-Based** [NSC20]. **PIM-GraphSCC** [NSC20]. **PIMSim** [XCW⁺19]. **Pipeline** [AS18, CTL⁺20, MSA19, PL15]. **Pipelined** [PLL08]. **Pipelining** [FUWT12]. **Placement** [CKA20, HCM10, LLPC19]. **Plane** [TMSA16]. **Plane-Level** [TMSA16]. **Platform** [EGWM14]. **Platforms** [GO15, KDS22]. **Point** [ACSV02, DKD07, GF16, HLR21]. **Pointer** [MAT17, RADZ19]. **Pointer-Based** [MAT17]. **Points** [AEJE17]. **Policy** [JTG23, LLKS12, TMSA16, VGMSLN⁺18]. **Portable** [LJ18]. **Post** [KCB⁺20]. **Post-Silicon** [KCB⁺20]. **Potential** [LLKS12]. **Power** [AEJE17, ÇTNL16, CVP12, CGY⁺14, CLJ⁺02, DRGA12, DL20, FHL⁺10, KWL13, KPCK20, KWKK18, KG10, KFJ⁺03, LKK19, LMT⁺09, LLS⁺15, PHBC18, PP12, SKA⁺20, SBVB17, SKTC05, SW16, SSS⁺21, SPJ02, SCF04, SFFG⁺19, TVB⁺13, UKM02, WCK08, YHM17, YFPF14, ZAK⁺17, ZL18b, LHWB10, MWK⁺06]. **Power-Aware** [DL20, UKM02]. **Power-Efficient** [YHM17, SPJ02]. **Power-Gating** [ÇTNL16, ZL18b]. **Power-Limited** [AEJE17]. **POWER8** [LCW⁺16]. **pPIM** [SCB⁺20]. **PPT** [ABC⁺19]. **PQC** [LAM⁺22]. **Practical** [DM06]. **PRAM** [JP13]. **Pre** [BGZT22, CSSU20, HKO⁺22, MKSP05, WB14]. **Pre-Alignment** [HKO⁺22]. **Pre-Executed** [MKSP05, WB14]. **Pre-Execution** [CSSU20]. **Pre-Silicon** [BGZT22]. **Precise** [NFAE19]. **Precision** [NHKR19, SCB⁺20]. **Precision-Scaling** [SCB⁺20]. **Predication** [JMKP07, JMKP08]. **Predictability** [MXS19]. **Predicting** [PB16]. **Prediction** [CST⁺04, DVAE18, EF07, JJP⁺22, MHAD15, PGJ12, PB16, PS17, SJ22, SYC07, SLKD14, SW19, YHY⁺22, ZCG18]. **Predictive** [WCYC09]. **predictor** [RZ06]. **Predictors** [ST20, SYC07]. **Prefetch** [PB16]. **Prefetcher** [BLKSA17, RJ20, YYK⁺18]. **Prefetchers** [JE22, PB16]. **Prefetching** [AGJ18, CSSU20, GBS⁺20, ILNS20, JTG23, KP21, LCW⁺16, PGJ12, TLG⁺11, ZMC17]. **PreGNN** [GKK⁺22]. **Preprocessing** [GKK⁺22, YYK⁺18]. **Presence** [JTG23]. **Preserving** [MTM18]. **Pressure** [HCM10]. **Pressure-Aware** [HCM10]. **Prevent** [BBZ⁺19, LLSA18]. **Priority** [LSJ⁺19, SK21]. **Priority-Based** [LSJ⁺19]. **Privacy** [MS16, MTM18]. **Privacy-Preserving** [MTM18]. **Proactive** [FJ08]. **Probabilistic** [EF07, RZ06]. **Probability** [IKW⁺20]. **Probability-Based** [IKW⁺20]. **Problem** [HS04]. **Proceedings** [Ano10g]. **Process** [DOM⁺07, DOM⁺08, MTT12, Mus09, ZZJ18]. **Process-in-Memory** [ZZJ18]. **Process-Variation** [Mus09]. **Processing** [AG17, AA19, AWD⁺18, BHL⁺18, BGP⁺17, CTJ⁺17, CHK⁺18, FSO⁺22, FFAMK15, HCK⁺21, HKO⁺22, JPC18, KPCK20, KZL18, NSC20, SRV⁺19, SRS20, ST20, SPHS22, XGH⁺22, XCW⁺19, YLK21, YKP⁺22, ZZW⁺22, ZTRA22]. **Processing-in** [JPC18]. **Processing-in-DRAM** [ZTRA22]. **Processing-In-Memory** [YLK21, BGP⁺17, SPHS22, XCW⁺19]. **Processor** [BDBS⁺08, CZYY11, KPEC10, KFJ⁺03, LCW⁺16, LJ04, MKSP05, SCB⁺20, VE18, YKMG15]. **Processor-in-Memory** [SCB⁺20]. **Processors** [ADS⁺19, ASK⁺21, ACSV02, CXS18, FJ08, GGS19, GMM⁺19, HEDH21, LLPC19, LMC⁺09, Mus09, NK22, PGJ12, RADZ19, RYSN04, SRH20, SMY15, TOIS17, TDO16, VS11, WCYC09, WB14, CMLV03, Zho06]. **Profiles** [CNHH15]. **Profiling** [CV15, GMMC15, SFFG⁺19]. **Program** [KKL⁺07, NGS15, SSTS17, SHK15]. **Programmable** [DCG12, DEC⁺18, SCB⁺20].

Programming [KLKK14]. **Programs** [GRCV02, MPPS17, ORS⁺06]. **Progressive** [AG17]. **Promotion** [JTG23, MDK⁺23]. **Proposed** [BGS⁺20]. **Protection** [OK22, Vol21]. **Protocol** [KSB19]. **Providing** [KKH14]. **PRR** [SKD09]. **Pruned** [WTSW21]. **Publication** [Ano11j]. **Publishing** [Ano12c, Ano13h, Ano13i]. **Pulley** [LAS22]. **Purpose** [WSVS22].

Q [GMM⁺19]. **Q-Learning** [GMM⁺19]. **Quality** [YC15]. **Quantifying** [TND⁺21]. **Quantitative** [KPPK21, LPK16]. **Quantization** [SBQK21]. **Quantum** [AS18, RTKQ21, RK22, ZB19]. **Quantum-Dot** [AS18]. **Quasi** [JDK⁺02]. **Quasi-Static** [JDK⁺02]. **quick** [Ano12k].

Race [EGWM14]. **Racetrack** [HKO⁺22, KHB⁺19]. **Radars** [WLL⁺22]. **Radix** [SD04, SCL13]. **RAM** [JP13, MVJ17, SSVS21, YFPF14]. **RAMBO** [LLM⁺21]. **Ramulator** [KYM16]. **Random** [RL09]. **Randomization** [BGS⁺20]. **Randomized** [KYP21, RL08]. **Ransomware** [MPA⁺18]. **Rapid** [DVAE18, SRS11]. **RAS** [GLJ⁺21, RCS15]. **Rate** [PL10]. **Rate-Based** [PL10]. **Re** [RASW19]. **Re-Routing** [RASW19]. **Read** [MVJ17, MSE⁺17, ZZJ18]. **Read-Disturbance** [MVJ17]. **Read-Once** [MSE⁺17]. **Real** [PPG⁺17, RSO21]. **Real-Time** [PPG⁺17, RSO21]. **Rebasing** [ILNS20]. **Rebuttal** [BREM08]. **Reconfigurable** [LAX⁺20, LLD⁺18, LYL⁺16, SSSM18, TNC19, WLL⁺22, ZL18a]. **Recovery** [EHdSH20, MPA⁺18, MAT17]. **Redistribution** [LHPR23]. **ReDRAM** [SSSM18]. **Reduce** [Cit04, KG10]. **Reducing** [FHL⁺10, KWL13, KQGS16, KJK21, Zha06]. **Reduction** [AYL22, HLH16, KKKH18, KPL⁺21, KFJ⁺03, Per21, SCF04]. **Redundancy** [GWR08]. **Refactored** [LKA15]. **reference** [Rot08]. **Refresh** [KKKH18, LLSA18]. **Refuting** [BGS⁺20]. **Regional** [YJZ15]. **Register** [BSBD⁺08, EE16, JEAG⁺19, Rot08]. **Registers** [BHD09]. **Regression** [YYK⁺18]. **Reinforcement** [JE22]. **Reliability** [ÇE14, DD18, HSUS11, SMY15, TMNK19]. **Reliable** [KMJ18, KKL⁺07]. **Relocation** [SKD09]. **Remapping** [WMZY17]. **Remote** [KSB19]. **Removing** [ZKH⁺20]. **Reorder** [ASSK21]. **Reordering** [MNFI20, SJM02, ZZW⁺22]. **Replacement** [VGMSLN⁺18]. **Replication** [Vol21]. **Replication-Aware** [Vol21]. **Reporting** [SRS20]. **Representation** [NGS15, WXZ⁺21]. **Request** [SJM02]. **ReRAM** [LHZ19]. **ReRAM-Based** [LHZ19]. **ReRAMs** [ZZJ18]. **Resampling** [PL10]. **Research** [AWD⁺18, KL02]. **Reservation** [LZS⁺08]. **Resilience** [GLJ⁺21, LBB⁺19, OKS⁺15, SKS⁺15, SHK15]. **Resiliency** [LLS⁺15]. **Resilient** [ODKK18]. **Resistive** [MLA⁺14, YKMG15, YWG17, ZL17]. **Resource** [KCP⁺19, KQD18, LZS⁺08, LLM⁺21, ODKK18, RMMLK16, SJ22, CMLV03]. **resource-conscious** [CMLV03]. **Resource-Scalable** [SJ22]. **Response** [EHH21, FHL⁺10]. **Restating** [EE14]. **Results** [ACSV02, MKSP05, WB14]. **RETROFIT** [ZKF⁺18]. **Reuse** [BY17, CMP⁺14, LPK16, YHM17]. **Reusing** [MKSP05]. **Revenues** [DOM⁺07, DOM⁺08]. **Reviewers** [Ano11b, Ano12b, Ano13b]. **Revisiting** [WB14, ZWT22]. **Rich** [LBB⁺19]. **Ring** [LAM⁺22]. **Ring-LWE** [LAM⁺22]. **RIO** [HEDH21]. **RISC** [ZBA⁺20]. **RISC-V** [ZBA⁺20]. **ROB** [HEDH21]. **ROB-Centric** [HEDH21]. **Rock** [Ano15h, Ano15i]. **Rollback** [MAT17]. **Rollback-Recovery** [MAT17]. **Roofline** [IPS14]. **Router** [KWL13, PL15, SRLP09, ZL18b].

RouteReplies [ZZW⁺23]. **Routing** [FD08, GDF⁺04, GF16, KK21, KL18, MCKW10, RL08, RL09, RASW19, SDTG04, SCF04, SCL13, TD02, XYZ15]. **Row** [KNQ15, KLCA21, LLSA18, SJM17]. **Row-Hammering** [LLSA18]. **Row-Streaming** [KLCA21]. **RowHammer** [ZTRA22]. **RPCs** [LAX⁺20]. **RPPM** [DVAE18]. **RTSim** [KHB⁺19]. **Run** [KNGK15, LX08, RADZ19]. **Run-Time** [KNGK15, RADZ19, LX08]. **Runahead** [GBS⁺20, MKSP05, NFAE19, WB14]. **Runtime** [GMMC15, MPPS17, MXS19, SPHS22, ZB19]. **Runtime-Assisted** [MPPS17]. **Rusty** [MXS19].

s [Jac16a]. **SA** [SHW19]. **Safe** [MLK15]. **Safety** [ODKK18]. **Safety-Critical** [ODKK18]. **SALAD** [SCR⁺17]. **Sampled** [LJ04]. **Scalability** [VP16, MWK⁺06]. **Scalable** [APK⁺18, ABC⁺19, FSO⁺22, GWR08, JJP⁺22, KKL20, KKJ⁺22, MGH⁺22, MCY⁺12, RSRT19, SRV⁺19, SJ22, SSS⁺21, TASA13, ZL18b]. **Scale** [AG17, DRGA12, DSVK12, GLJ⁺21, HCM10, LKR21, LHE⁺21, MTH11]. **Scale-Model** [LHE⁺21]. **Scaled** [ILXY18a, ILXY18b, KCPG18]. **ScaleGPU** [KLKK14]. **Scaling** [CTNL16, DL20, GO15, MLM⁺06, SPJ02, SCF04, SCB⁺20, YC15]. **SCC** [CLCG14]. **SCEPTER** [DPC16]. **Sched** [NPS21]. **Scheduling** [APK⁺21, BRUS21, CCWY17, DK16, DC18, LLKS12, LKKS15, LA16, LSJ⁺19, MNU⁺15, SBVB17, SK21]. **Scheme** [CLCG14, MMR17, SLC03, WJFH11]. **Second** [LMJ12]. **Section** [MNU⁺15]. **Section-Aware** [MNU⁺15]. **Secure** [KZY⁺19, NK22, ODKK18, Sez10, SM18]. **Security** [BGZT22, BGS⁺20, DK16, HSUS11, KZY⁺19, NK22, OSH16, PGC22, Ano16d]. **Selection** [NR21]. **Selective** [DV13, MVJ17]. **Self** [LHPR23, ZTRA22].

Self-Attention [LHPR23]. **Self-Tracking** [ZTRA22]. **semantics** [BLM06]. **Semi** [MAHK18]. **Semi-Coherent** [MAHK18]. **SEMS** [KKJ⁺22]. **Sensing** [HDAS18]. **Sensitive** [RYSN04]. **Sequence** [VRS18]. **Sequencing** [LJ18]. **sequential** [ORS⁺06]. **Serial** [JAM17, WSVS22]. **Server** [ADS⁺19, ASK⁺21, TMNK19, WLL17]. **Servers** [JSLW20, KPKK20, PHBC18]. **Service** [KYP21, NK22, YC15]. **Service-Aware** [YC15]. **Services** [Ano10g, Ano12c]. **Set** [MMR17, RAD⁺23, YJZ15]. **Set-Granular** [YJZ15]. **Shader** [WCYC09]. **Shaping** [JLRA18]. **Shared** [CZYY11, FJ08, IXS18, SLKD14, SRLP09]. **Shared-Buffer** [SRLP09]. **Shared-Memory** [IXS18]. **Sharing** [GG17, KCP⁺19, LMJ12, RMMLK16, WYM⁺16]. **Shell** [SKK22]. **Shifting** [TVB⁺13]. **Shimmer** [TMNK19]. **Shutdown** [PHBC18]. **Short** [GWR08, ZZJ18]. **Should** [ZKW12]. **Shrink** [LWB13]. **Shrink-Fit** [LWB13]. **Shuffle** [WCZ⁺12]. **Shutdown** [WCYC09]. **Sifting** [AEJE17]. **Silicon** [BGZT22, CMP⁺14, DXSS15, KCB⁺20]. **Sim** [XGH⁺22]. **SIMD** [WCZ⁺12]. **Simple** [NPS21]. **SimpleSSD** [JZA⁺18]. **Simplified** [BSMB23]. **SIMT** [LPK16]. **Simulation** [AKK16, ACG⁺07, DM06, Hos18, JZA⁺18, KL02, LHZ19, LHE⁺21, LJ04, MMAAK21, SCL06]. **Simulation-Based** [KL02]. **Simulator** [Ano10a, FLSZ17, GLH⁺20, JC17, KHB⁺19, KYM16, LHCK22, LYR⁺20, MGHP20, OK22, PZX15, PHO⁺15, RCBJ11, XGH⁺22, XCW⁺19, YLK21]. **Simulators** [BVL09, CAPS09, EHH21]. **Simultaneous** [SHW19, WYM⁺16]. **Single** [BEA⁺13, KKL⁺15, KH18, KFJ⁺03, MNU⁺15, MJBD11, SD02]. **Single-Cycle** [MJBD11]. **Single-ISA** [KFJ⁺03, MNU⁺15]. **Single-Thread** [KH18]. **Situ** [MNFI20]. **Size** [NMS14]. **Sizing** [LWB13]. **Sky** [KWB⁺20]. **Slicing** [YSL⁺21]. **Slowdown**

[SJ22, ZCG18]. **Small** [JLA16]. **SmaQ** [SBQK21]. **Smart** [MGH⁺22, SBQK21]. **SmartIndex** [WMJM23]. **SmartSSD** [LZL⁺20]. **SMT** [HR10, KH18, RYSN04, SHW19, TVB⁺13]. **SMT-Directory** [HR10]. **SMT-SA** [SHW19]. **SoC** [MMY⁺14]. **Society** [Ano09a, Ano10c, Ano11i, Ano08c, Ano09l, Ano09m, Ano10f, Ano10l, Ano10a, Ano10n, Ano10m, Ano11i, Ano12j, Ano13j, Ano14e, Ano14f, Ano15f, Ano15g]. **Socket** [PGC22, SPAP10]. **SoCs** [APK⁺21, BHY⁺19, SKA⁺20]. **Soft** [EE16, EUVG06, KRB⁺13, PL15, SG14, YE07]. **Software** [BKA⁺09, CTJ⁺17, CV15, LMK06, MKM17, TVB⁺13, XWG⁺14]. **Solid** [JZA⁺18, KKL20, SYC14, YNS⁺08]. **Solid-State** [KKL20, SYC14]. **Solution** [SAA⁺23]. **Sorting** [LCHL20, LAS22]. **Source** [AWD⁺18, ILG10, OK22, SKK22]. **Space** [DL19, LLPC19]. **Sparing** [MCM13]. **Sparse** [LWM20, YG18]. **Sparsity** [MNFI20]. **Spatial** [SW19, WLDN19, ZCG18]. **SPEC** [KL02]. **Special** [Ano10e]. **Specialization** [NGS15]. **Specialized** [ST20]. **Specific** [BSD⁺19, WCC14]. **Spectre** [LG20]. **Speculation** [ASSK21, MGI14, RL17, XJ09, YHY⁺22]. **Speculative** [ASSK21, BBZ⁺19, GQLZ19, PJ22, Per21, SLC03]. **Speed** [MTT12, MCRV07, ZL18a]. **Speeding** [RASW19]. **Speedup** [LJ04]. **Spintronics** [CHK⁺18, LJ18]. **Spintronics-Based** [LJ18]. **SPMD** [GG11]. **SRAM** [MV15, SRS20]. **SSD** [APK⁺18, BGL⁺23, KKP⁺18, KJK21, LGLK17, LZL⁺20, LKL⁺21, LHCK22, MPA⁺18, TASA13]. **SSDs** [IKW⁺20, KLWJ21, LKKS15, yPSS⁺10, TASA13, TMSA16]. **SSE** [NK22]. **Stack** [HCK22, KLWJ21, LEBM20, YLK21, ZKH⁺20]. **Stacked** [SFFG⁺19]. **Stacking** [HRF⁺11]. **Stacks** [EHDH18, KNGK15]. **Stage** [EHDH18, NBH13]. **Stars** [Ano15h, Ano15i]. **State** [JZA⁺18, KKL20, SYC14, YNS⁺08, ZAK⁺17]. **Static** [FUWT12, JDK⁺02]. **Statistical** [JLRA18, KCPG18, MS16]. **Stay** [Ano10f, Ano13j, GBK⁺09]. **Steroids** [JLA16]. **Stochastic** [KNG⁺18, Man15]. **STONNE** [MMAAK21]. **Storage** [AGK21, DSVK12, JKK⁺21, LKA15, LZL⁺20, PS17, WZLQ15, ZKH⁺20]. **Storage-Effective** [AGK21]. **Storage-Free** [PS17]. **Store** [LHWB10, PJ22]. **Stores** [HS04, KKLL22]. **Strategy** [HCM10, NPS21]. **Stream** [KPEC10, MM03, WLN22]. **Stream-Based** [MM03]. **Streaming** [CSSU20, KLCA21, KLZ12]. **Strength** [Per21, RK22]. **Strict** [SJM02]. **Stride** [YHY⁺22]. **String** [PLL08]. **Stripes** [JAM17]. **Structure** [CLJ⁺02, KLCA21, SSTS17, SJM17]. **Structured** [AYL22, LWM20]. **Structured-Sparse** [LWM20]. **Structures** [NSC20]. **STT** [ILXY18a, ILXY18b, JP13, MVJ17, SSVS21, YPFP14, ZBA⁺20]. **STT-MRAM** [ILXY18a, ILXY18b, ZBA⁺20]. **STT-RAM** [YPFP14]. **STT-RAM-Based** [SSVS21]. **Student** [Ano10e]. **Studies** [DSVK12]. **Study** [CKA20, KKLL22, NMS14]. **Studying** [ZTS16]. **Sub** [GGM⁺16]. **Sub-System** [GGM⁺16]. **subarray** [Zha06]. **Subtleties** [BLM06, KNGK15]. **Sufficient** [XYZ15]. **Suite** [MTM18, WLL17]. **Super** [WMZY17]. **Super-Dense** [WMZY17]. **Superscalar** [VE18]. **Supply** [KLZ12, MTT12]. **Support** [DKD07, GMMC15, KNQ15, MLK15, MKM17, MSI18, SPS22]. **Supporting** [NSF⁺18, SRS11]. **Survive** [MAT17]. **Sustainability** [Eec22]. **Sustainable** [Wu14]. **SVSoC** [GQLZ19]. **SW** [DCG12]. **Switch** [DC18, TVB⁺13]. **Switched** [JLP07]. **Switching** [SRH20]. **Symmetric** [SCR⁺17]. **Synchronization**

[LLD⁺18, SLC03]. **Synchronous** [LKKS15]. **Synctium** [KPEC10]. **System** [GGM⁺16, Jac16a, JZA⁺18, KNG⁺18, KL18, KKJ⁺22, KSO⁺16, KLZ12, KR18, MXS19, RCBJ11, SJA⁺17, WLL⁺22, XL07, ZLS10, ZBA⁺20, LLLM06]. **System-on-a-Chip** [XL07]. **Systems** [AKK16, BDBS⁺08, CWK⁺22, CKA20, CLJ⁺02, CEA18, GQLZ19, GJ21, GRCV02, HBL⁺10, HH22, ILG10, KJS⁺19, LBB⁺19, LSJ⁺19, LJM⁺14, MGH⁺22, MAHK18, PPG⁺17, PL15, PZX15, PPG11, SLC03, SPAP10, TLG⁺11, ZVYW03, LHWB10]. **Systems-on-a-Chip** [GQLZ19]. **Systolic** [KLCA21, LWM20, SHW19].

Table [Ano14g, Ano14h, Ano15j, Ano15k, Ano16p, Ano16n, Ano16o, KL18, Ano12h]. **Tackling** [RCS15]. **tag** [YE07]. **tag-match** [YE07]. **Tail** [RSO21]. **Tails** [SSTS17]. **Take** [GKK⁺22]. **Tangible** [SMLS15]. **Targeting** [KDS22]. **Task** [KLZ12, MPPS17, SK21, LJM⁺14]. **Task-Based** [MPPS17]. **Task-Parallel** [KLZ12]. **TB** [Jac16a]. **TB/s** [Jac16a]. **TBM** [TMSA16]. **Technique** [AMW15, ILXY18a, KRB⁺13, MV15, Mus09, WCYC09]. **Techniques** [JDK⁺02, PL10, SSVS21]. **Technology** [GLH⁺20]. **Temporal** [BLKSA17, EF07]. **Tenant** [LSJ⁺19]. **Tensor** [KPL⁺21, LWM20]. **TERMinator** [MTM18]. **There** [Ano12k]. **Thermal** [CFM⁺03, LYR⁺20, Mic20, SRS11, Wu14]. **Thermal-Capable** [LYR⁺20]. **Thermally** [XYMY16]. **Thinking** [Ano16k]. **Third** [OSH16]. **Third-Party** [OSH16]. **Thread** [CCWY17, GBK⁺09, KKL⁺15, KH18, MNU⁺15, MGI14, NPS21, RYSN04, SLKD14]. **Thread-Level** [MGI14]. **Thread-Sensitive** [RYSN04]. **Threaded** [VS11]. **Threading** [SMZ18]. **Threads** [HLH16, MKM17, ORS⁺06]. **Threats** [CWK⁺22]. **Three** [RL08].

Three-Dimensional [RL08]. **Threshold** [KPEC10]. **Throttling** [UKM02]. **Throughput** [ILXY18a, ILXY18b, KKK13, LLPC19, MSA19, Mic13, SRLP09, SCL13]. **Tiered** [CKA20, MDK⁺23]. **Tile** [Mus09, YSL⁺21, CZYY11]. **Tile-Based** [Mus09]. **Tilera** [CZYY11]. **Time** [KNGK15, LLSA18, PPG⁺17, RADZ19, RSO21, LX08]. **Timing** [BGS⁺20, EHH21, RL17, XJ09]. **TLB** [CLJ⁺02, PHBC18]. **Toggle** [PBO⁺15]. **Toggle-Aware** [PBO⁺15]. **TokenSmart** [SSS⁺21]. **Tolerance** [EUVG06, Zho06]. **Tolerant** [GDF⁺04, HRF⁺11, PL15]. **Topology** [GD06, KBD07]. **Tori** [GDF⁺04, SDTG04]. **Torus** [RL09]. **Trace** [MM03]. **Traces** [PV06]. **Tracking** [ZTRA22]. **Trade** [BSD⁺19]. **Trade-offs** [BSD⁺19]. **Tradeoff** [SHK15]. **Traffic** [HLH16, JLRA18, TD02, ZLAE17]. **Training** [JKK⁺21, KR18, LKR21, LHZ19, MGH⁺22, SBQK21]. **Transaction** [GLH⁺20, LZS⁺08]. **Transaction-Aware** [LZS⁺08]. **Transaction-Command** [GLH⁺20]. **Transactional** [BKA⁺09, DD18, LLD⁺18, WJFH11, WYL⁺15, XWG⁺14, BLM06]. **Transactions** [Ano10b, Ano14c, Ano14d, Ano12k, Ano13e]. **Transcending** [CTJ⁺17]. **Transfer** [RMA⁺20]. **Transformation** [KKKH18, VD02]. **Transient** [BBZ⁺19]. **Transients** [Mic20]. **Translation** [IKW⁺20, LMJ12, LLLM06]. **Translation-Lookaside** [LMJ12]. **Transparent** [KKH14, WLN22]. **Tree** [PJ22, SJM17, Ant09, GVG⁺08]. **Tree-Based** [PJ22]. **Trees** [SB18]. **TRiM** [KPL⁺21]. **Trojan** [CWK⁺22]. **TrustZone** [PPG⁺17]. **TrustZone-Assisted** [PPG⁺17]. **TUNE** [CXS18]. **Tuner** [LCW⁺16]. **Tuning** [CXS18, YMBA19]. **Turbo** [Mic20, VMS17]. **TWiCe** [LLSA18]. **Twin** [TMSA16]. **TWL** [KJS⁺19]. **Two** [LCHL20]. **Two-Directional** [LCHL20].

Ultra [MTT12]. **Ultra-low** [MTT12]. **Unaware** [KLKK14]. **Understanding** [HXL⁺22, LKR21, XHG⁺19, YCD⁺20, ZY⁺22]. **Unexpected** [MDSG20]. **Unfairness** [SJA⁺17]. **Unidirectional** [Ant09, GVG⁺08]. **Unification** [RB14]. **Unified** [LHZ19]. **UNISIM** [ACG⁺07]. **Unit** [DCG12, GG17]. **Units** [GMMC15, JLRA18, MTT12]. **Untitled** [Ska09b, Ska10b, Ska11b]. **Unused** [KG10]. **updates** [RZ06]. **Upgrading** [IPS14]. **Ups** [MCRV07]. **Use** [FJ08, YSL⁺21]. **Usefulness** [PB16]. **User** [MLM⁺06, PZX15, LLLM06]. **User-Driven** [MLM⁺06]. **User-Friendly** [PZX15]. **user-level** [LLLM06]. **Using** [AG17, BHY⁺19, CHK⁺18, GGS19, GO15, HKO⁺22, KDL23, KKP⁺18, KCP⁺19, KLCA21, KH18, LMT⁺09, LLM⁺21, LJ04, MCY⁺12, NSC20, PL10, RADZ19, RAD⁺23, SK21, WLWZ19, WB14, WTSW21, YE07, YHM17, BREM08, JDK⁺02, MTT12, SLC03, SCL06, Zho06]. **Utilization** [MA19, TMSA16].

V [ZBA⁺20]. **Validation** [GWR08]. **Valley** [GBK⁺09]. **Value** [AS14, CST⁺04, KKKH18, KKLL22, SBQK21, SW19, SRLM20, YHY⁺22]. **Value-Aware** [AS14]. **Values** [EUVG06, KRB⁺13]. **Variability** [DRGA12, RCS15]. **Variable** [RK22]. **Variation** [MTT12, Mus09]. **Variations** [DOM⁺07, DOM⁺08]. **Variety** [AG17]. **vCache** [KKH14]. **Vehicles** [APK⁺21]. **Verification** [ZLS10]. **Versatile** [WZLQ15]. **Vertical** [HRF⁺11, ILXY18b]. **Via** [KFJ⁺03, BY17, CCWY17, LYY⁺21, YMBA19]. **Victimization** [ZKH⁺20]. **View** [KKH14]. **Virtual** [ÇE14, KNGK15, PHBC18]. **Virtualization** [SYC14]. **Virtualized** [HBL⁺10, KKH14]. **Vision** [GQLZ19]. **Visual** [KWB⁺20]. **VLIW** [Jac16b]. **VMOR** [MSI18]. **Vol** [Ano15a, Ano16a, Ano16b, Ano17, Ano18, Ano19, Ano20, Ano21, Ano22]. **Volatile** [LKR21, PZX15, RM18, SM18, VHN15, WZLQ15]. **Voltage** [ÇTNL16, CKZ⁺20, HDAS18, KCPG18, MTT12, SPJ02, SCF04, YC15]. **Voltages** [MTT12]. **vs** [GBK⁺09]. **Vulnerabilities** [BGZT22, HSUS11, KWKK18, KZY⁺19].

Wall [HCK22]. **Warehouse** [AG17, MTH11]. **Warehouse-Scale** [AG17, MTH11]. **Warp** [ZTS16]. **Way** [ZVYW03, Ano12k]. **Way-Halting** [ZVYW03]. **Wear** [KJS⁺19, LZLX15, ZKF⁺18]. **Wear-Leveling** [LZLX15]. **Wearables** [Ano15i]. **Web** [MGI14, VP16, ZSLR14]. **Webpage** [ZSLR14]. **Weight** [GG17, IXS19]. **Weight-Sharing** [GG17]. **Weighted** [EE14, RL09]. **Weighted-IPC** [EE14]. **Whole** [WXZ⁺21]. **Whole-Picture** [WXZ⁺21]. **Window** [LLSA18]. **Wire** [Cit04, ZL18a]. **Wire-Speed** [ZL18a]. **Wires** [TNC19]. **Word** [VD02]. **Word-Interleaving** [VD02]. **Words** [KG10]. **Workers** [VP16]. **Worklist** [ZMC17]. **Worklist-Directed** [ZMC17]. **Workload** [BSD⁺19, EE14, KL02, SRH20, WXZ⁺21]. **Workload-Specific** [BSD⁺19]. **Workloads** [BHL⁺18, DS09, LMT⁺09, PKKK23, XHG⁺19, ZAK⁺17]. **Worst** [SKTC05, SCL13, TD02]. **Worst-Case** [SCL13, TD02]. **WPC** [WXZ⁺21]. **Write** [ILXY18a, LKKS15, WMZY17]. **Writes** [ILXY18b].

X [AGK21, XHG⁺19]. **Xilinx** [SKK22]. **XML** [BVL09]. **XML-Based** [BVL09].

Years [Ano10b]. **Yourself** [Ano10d].

Zebra [KKKH18]. **Zero** [BGL⁺23, KKKH18, KLWJ21]. **Zero-Aware** [KKKH18]. **Zero-Copying** [KLWJ21]. **Zero-Overhead**

[BGL⁺23].

References

- [AA19] Berkin Akin and Alaa R. Alameldeen. A case for asymmetric processing in memory. *IEEE Computer Architecture Letters*, 18(1):22–25, January/June 2019. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [ABC⁺19] Yehia Arafa, Abdel-Hameed A. Badawy, Gopinath Chennupati, Nandakishore Santhi, and Stephan Eidenbenz. PPT-GPU: Scalable GPU performance modeling. *IEEE Computer Architecture Letters*, 18(1):55–58, January/June 2019. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [ACG⁺07] D. August, J. Chang, S. Girbal, D. Gracia-Perez, G. Mouchard, D. A. Penry, O. Temam, and N. Vachharajani. UNISIM: an open simulation environment and library for complex architecture design and collaborative development. *IEEE Computer Architecture Letters*, 6(2):45–48, February 2007. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [ACSV02] C. Alvarez, J. Corbal, E. Salami, and M. Valero. Initial results on fuzzy floating point computation for multimedia processors. *IEEE Computer Architecture Letters*, 1(1):1, January 2002. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [AD06] Jung Ho Ahn and W. J. Dally. Data parallel address architecture. *IEEE Computer Architecture Letters*, 5(1):30–33, January 2006. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [ADS⁺19] V. Agrawal, M. A. Dinani, Y. Shui, M. Ferdman, and N. Honarmand. Massively parallel server processors. *IEEE Computer Architecture Letters*, 18(1):75–78, January/June 2019. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [AEJE17] Almutaz Adileh, Stijn Eyerman, Aamer Jaleel, and Lieven Eeckhout. Mind the power holes: Sifting operating points in power-limited heterogeneous multicores. *IEEE Computer Architecture Letters*, 16(1):56–59, January/June 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Akin:2019:CAP

Alvarez:2002:IRF

Arafa:2019:PGS

Ahn:2006:DPA

Agrawal:2019:MPS

August:2007:UOS

Adileh:2017:MPH

- [AGJ18] Laith M. AlBarakat, V. Paul Gratz, and Daniel A. Jiménez. MTB-Fetch: Multithreading aware hardware prefetching for chip multiprocessors. *IEEE Computer Architecture Letters*, 17(2):175–178, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [AGK21] Truls Asheim, Boris Grot, and Rakesh Kumar. BTB-X: a storage-effective BTB organization. *IEEE Computer Architecture Letters*, 20(2):134–137, July/December 2021. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [AKK16] Mohammad Alian, Daehoon Kim, and Nam Sung Kim. pdgem5: Simulation infrastructure for parallel/distributed computer systems. *IEEE Computer Architecture Letters*, 15(1):41–44, January/June 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [ALKSA19] Ali Ansari, Pejman Lotfi-Kamran, and Hamid Sarbazi-Azad. Code layout optimization for near-ideal instruction cache. *IEEE Computer Architecture Letters*, 18(2):124–127, July 2019. ISSN 1556-6064.
- [ALSJ09] Jung Ho Ahn, Jacob Leverich, Robert S. Schreiber, and Norman P. Jouppi. Multicore DIMM: an energy efficient memory module with independently controlled DRAMs. *IEEE Computer Architecture Letters*, 8(1):5–8, January/June 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [AMW15] Leonid Azriel, Avi Mendelson, and Uri Weiser. Peripheral memory: a technique for fighting memory bandwidth bottleneck. *IEEE Computer Architecture Letters*, 14(1):54–57, January/June 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano08a] Anonymous. Editorial board [cover2]. *IEEE Computer Architecture Letters*, 7(2):c2, June 2008. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [AG17] Hossein Ahmadvand and Maziar Goudarzi. Using data variety for efficient progressive big data processing in warehouse-scale computers. *IEEE Computer Architecture Letters*, 16(2):166–169, July/December 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ahn:2009:MDE] Ahn:2009:MDE
- [Ansari:2019:CLO] Ansari:2019:CLO
- [Asheim:2021:BXS] Asheim:2021:BXS
- [Alian:2016:PGS] Alian:2016:PGS

- July 2008. CODEN ????
- ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano08b] **Anonymous:2008:FC** [Ano09c] Anonymous. [front cover]. *IEEE Computer Architecture Letters*, 7(2):c1, July 2008. CODEN ????
- ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano08c] **Anonymous:2008:ICS** [Ano09d] Anonymous. IEEE Computer Society [cover 4]. *IEEE Computer Architecture Letters*, 7(2):c4, July 2008. CODEN ????
- ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano08d] **Anonymous:2008:IA** [Ano09e] Anonymous. Information for authors. *IEEE Computer Architecture Letters*, 7(2):c3, July 2008. CODEN ????
- ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano09a] **Anonymous:2009:AIC** [Ano09f] Anonymous. Ad — IEEE Computer Society Digital Library. *IEEE Computer Architecture Letters*, 8(1):36, January/June 2009. CODEN ????
- ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano09b] **Anonymous:2009:Aa** [Ano09g] Anonymous. [advertisement]. *IEEE Computer Architecture Letters*, 8(1):35, January/June 2009. CODEN ????
- ISSN 1556-6056 (print), 1556-6064 (electronic).
- Anonymous:2009:Ab** Anonymous. [advertisement]. *IEEE Computer Architecture Letters*, 8(2):68, July/December 2009. CODEN ????
- ISSN 1556-6056 (print), 1556-6064 (electronic).
- Anonymous:2009:Ac** Anonymous. [advertisement]. *IEEE Computer Architecture Letters*, 8(2):69, July/December 2009. CODEN ????
- ISSN 1556-6056 (print), 1556-6064 (electronic).
- Anonymous:2009:Ad** Anonymous. [advertisement]. *IEEE Computer Architecture Letters*, 8(2):70, July/December 2009. CODEN ????
- ISSN 1556-6056 (print), 1556-6064 (electronic).
- Anonymous:2009:Ae** Anonymous. [advertisement]. *IEEE Computer Architecture Letters*, 8(2):71, July/December 2009. CODEN ????
- ISSN 1556-6056 (print), 1556-6064 (electronic).
- Anonymous:2009:Af** Anonymous. [advertisement]. *IEEE Computer Architecture Letters*, 8(2):72, July/December 2009. CODEN ????
- ISSN 1556-6056 (print), 1556-6064 (electronic).

- [Ano09h] **Anonymous:2009:EBCa** Anonymous. Editorial board [cover2]. *IEEE Computer Architecture Letters*, 8(1):c2, January/June 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano09i] **Anonymous:2009:EBCb** Anonymous. Editorial board [cover2]. *IEEE Computer Architecture Letters*, 8(2):c2, July/December 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano09j] **Anonymous:2009:FCa** Anonymous. [front cover]. *IEEE Computer Architecture Letters*, 8(1):c1, January/June 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano09k] **Anonymous:2009:FCb** Anonymous. [front cover]. *IEEE Computer Architecture Letters*, 8(2):c1, July/December 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano09l] **Anonymous:2009:ICSa** Anonymous. IEEE Computer Society [cover4]. *IEEE Computer Architecture Letters*, 8(1):c4, January/June 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano09m] **Anonymous:2009:ICSb** Anonymous. IEEE Computer Society [cover4]. *IEEE Computer Architecture Letters*, 8(2):c4, July/December 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano09n] **Anonymous:2009:IAa** Anonymous. Information for authors. *IEEE Computer Architecture Letters*, 8(1):c3, January/June 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano09o] **Anonymous:2009:IAb** Anonymous. Information for authors. *IEEE Computer Architecture Letters*, 8(2):c3, July/December 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano10a] **Anonymous:2010:ICSb** Anonymous. 2011 IEEE Computer Society simulator design competition. *IEEE Computer Architecture Letters*, 9(2):66, July/December 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano10b] **Anonymous:2010:AIT** Anonymous. Advertisement — *IEEE Transactions on Computers* celebrates 60 years. *IEEE Computer Architecture Letters*, 9(2):65, July/

- December 2010. CODEN ????
- ISSN 1556-6056 (print), 1556-6064 (electronic). [Ano10g]
- Anonymous:2010:ACS**
- [Ano10c] Anonymous. Advertisement — Computer Society Digital Library. *IEEE Computer Architecture Letters*, 9(2):72, July/December 2010. CODEN ????
- ISSN 1556-6056 (print), 1556-6064 (electronic). [Ano10h]
- Anonymous:2010:ADY**
- [Ano10d] Anonymous. Advertisement — distinguish yourself with the CSDP. *IEEE Computer Architecture Letters*, 9(2):68, July/December 2010. CODEN ????
- ISSN 1556-6056 (print), 1556-6064 (electronic). [Ano10i]
- Anonymous:2010:ASS**
- [Ano10e] Anonymous. Advertisement — special student offer. *IEEE Computer Architecture Letters*, 9(2):67, July/December 2010. CODEN ????
- ISSN 1556-6056 (print), 1556-6064 (electronic). [Ano10j]
- Anonymous:2010:ASC**
- [Ano10f] Anonymous. Advertisement — stay connected to the IEEE Computer Society. *IEEE Computer Architecture Letters*, 9(2):71, July/December 2010. CODEN ????
- ISSN 1556-6056 (print), 1556-6064 (electronic). [Ano10k]
- Anonymous:2010:CPS**
- Anonymous. Conference Proceedings Services (CPS) [advertisement]. *IEEE Computer Architecture Letters*, 9(2):69, July/December 2010. CODEN ????
- ISSN 1556-6056 (print), 1556-6064 (electronic).
- Anonymous:2010:EBCa**
- Anonymous. Editorial board [cover2]. *IEEE Computer Architecture Letters*, 9(1):c2, January/June 2010. CODEN ????
- ISSN 1556-6056 (print), 1556-6064 (electronic).
- Anonymous:2010:EBCb**
- Anonymous. Editorial board [cover2]. *IEEE Computer Architecture Letters*, 9(2):c2, July/December 2010. CODEN ????
- ISSN 1556-6056 (print), 1556-6064 (electronic).
- Anonymous:2010:FCa**
- Anonymous. [front cover]. *IEEE Computer Architecture Letters*, 9(1):c1, January/June 2010. CODEN ????
- ISSN 1556-6056 (print), 1556-6064 (electronic).
- Anonymous:2010:FCb**
- Anonymous. [front cover]. *IEEE Computer Architecture Letters*, 9(2):c1, July/December 2010. CODEN ????
- ISSN 1556-6056 (print), 1556-6064 (electronic).

- [Ano10l] **Anonymous:2010:ICSa** Anonymous. IEEE Computer Society [cover4]. *IEEE Computer Architecture Letters*, 9(1):c4, January/June 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano10m] **Anonymous:2010:ICSd** Anonymous. IEEE Computer Society [cover4]. *IEEE Computer Architecture Letters*, 9(2):c4, July/December 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano10n] **Anonymous:2010:ICSc** Anonymous. IEEE Computer Society jobs. *IEEE Computer Architecture Letters*, 9(2):70, July/December 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano10o] **Anonymous:2010:IAa** Anonymous. Information for authors. *IEEE Computer Architecture Letters*, 9(1):c3, January/June 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano10p] **Anonymous:2010:IAb** Anonymous. Information for authors. *IEEE Computer Architecture Letters*, 9(2):c3, July/December 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano11a] **Anonymous:2011:AI** Anonymous. 2010 annual index. *IEEE Computer Architecture Letters*, 10(1):??, January/June 2011. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano11b] **Anonymous:2011:RL** Anonymous. 2010 reviewers list. *IEEE Computer Architecture Letters*, 10(1):28, January/June 2011. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano11c] **Anonymous:2011:Ca** Anonymous. Cover 2. *IEEE Computer Architecture Letters*, 10(1):c2, January/June 2011. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano11d] **Anonymous:2011:Cb** Anonymous. Cover 3. *IEEE Computer Architecture Letters*, 10(1):c3, January/June 2011. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano11e] **Anonymous:2011:Cd** Anonymous. Cover 3. *IEEE Computer Architecture Letters*, 10(2):c3, July/December 2011. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

- [Ano11f] **Anonymous:2011:Cc** Anonymous. Cover 4. *IEEE Computer Architecture Letters*, 10(1):c4, January/June 2011. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Ano12a]
- [Ano11g] **Anonymous:2011:FCa** Anonymous. [front cover]. *IEEE Computer Architecture Letters*, 10(1):c1, January/June 2011. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Ano12b]
- [Ano11h] **Anonymous:2011:FCb** Anonymous. [front cover]. *IEEE Computer Architecture Letters*, 10(2):c1, July/December 2011. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Ano12c]
- [Ano11i] **Anonymous:2011:ICS** Anonymous. IEEE Computer Society [society information]. *IEEE Computer Architecture Letters*, 10(2):c4, July/December 2011. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Ano12d]
- [Ano11j] **Anonymous:2011:PI** Anonymous. Publication information. *IEEE Computer Architecture Letters*, 10(2):c2, July/December 2011. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Ano12e]
- Anonymous:2012:AI** Anonymous. 2011 annual index. *IEEE Computer Architecture Letters*, 11(1):??, January/June 2012. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Anonymous:2012:RL** Anonymous. 2011 reviewers list. *IEEE Computer Architecture Letters*, 11(1):25–26, January/June 2012. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Anonymous:2012:ACP** Anonymous. Advertisement — Conference Publishing Services (CPS). *IEEE Computer Architecture Letters*, 11(1):28, January/June 2012. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Anonymous:2012:BC** Anonymous. [back cover]. *IEEE Computer Architecture Letters*, 11(2):c4, July/December 2012. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Anonymous:2012:BIC** Anonymous. [back inside cover]. *IEEE Computer Architecture Letters*, 11(2):c3, July/December 2012. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

- [Ano12f] **Anonymous:2012:Ca** Anonymous. [cover2]. *IEEE Computer Architecture Letters*, 11(1):c2, January/June 2012. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Ano12k]
- [Ano12g] **Anonymous:2012:Cb** Anonymous. [cover3]. *IEEE Computer Architecture Letters*, 11(1):c3, January/June 2012. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Ano13a]
- [Ano12h] **Anonymous:2012:FCT** Anonymous. [front cover and table of contents]. *IEEE Computer Architecture Letters*, 11(1):c1, January/June 2012. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Ano13b]
- [Ano12i] **Anonymous:2012:FIC** Anonymous. [front inside cover]. *IEEE Computer Architecture Letters*, 11(2):c2, July/December 2012. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Ano13c]
- [Ano12j] **Anonymous:2012:ICS** Anonymous. IEEE Computer Society [back cover]. *IEEE Computer Architecture Letters*, 11(1):c4, January/June 2012. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Ano13d]
- Anonymous:2012:TNQ** Anonymous. There now is a quick and easy way to find out about our collection of *Transactions* [advertisement]. *IEEE Computer Architecture Letters*, 11(1):26, January/June 2012. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Anonymous:2013:AI** Anonymous. 2012 annual index. *IEEE Computer Architecture Letters*, 12(1):1–4, January/June 2013. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Anonymous:2013:RL** Anonymous. 2012 reviewers list. *IEEE Computer Architecture Letters*, 12(1):33–34, January/June 2013. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Anonymous:2013:BC** Anonymous. [back cover]. *IEEE Computer Architecture Letters*, 12(2):c4, July/December 2013. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Anonymous:2013:BIC** Anonymous. [back inside cover]. *IEEE Computer Architecture Letters*, 12(2):c3, July/December 2013. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

- [Ano13e] **Anonymous:2013:ITN**
 Anonymous. *IEEE Transactions* newsletter. *IEEE Computer Architecture Letters*, 12(1):36, January/June 2013. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano13f] **Anonymous:2013:FC**
 Anonymous. [front cover]. *IEEE Computer Architecture Letters*, 12(2):c1, July/December 2013. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano13g] **Anonymous:2013:FIC**
 Anonymous. [front inside cover]. *IEEE Computer Architecture Letters*, 12(2):c2, July/December 2013. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano13h] **Anonymous:2013:IOAa**
 Anonymous. IEEE open access publishing. *IEEE Computer Architecture Letters*, 12(1):35, January/June 2013. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano13i] **Anonymous:2013:IOAb**
 Anonymous. IEEE open access publishing. *IEEE Computer Architecture Letters*, 12(2):71, July/December 2013. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano13j] **Anonymous:2013:SCI**
 Anonymous. Stay connected to the IEEE Computer Society. *IEEE Computer Architecture Letters*, 12(2):72, July/December 2013. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano14a] **Anonymous:2014:ICAa**
 Anonymous. *IEEE Computer Architecture Letters* Editorial Board. *IEEE Computer Architecture Letters*, 13(2):C2, July/December 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano14b] **Anonymous:2014:ICAb**
 Anonymous. *IEEE Computer Architecture Letters* information for authors. *IEEE Computer Architecture Letters*, 13(2):C3, July/December 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano14c] **Anonymous:2014:ITPa**
 Anonymous. *IEEE Transactions on Pattern Analysis and Machine Intelligence* Editorial Board. *IEEE Computer Architecture Letters*, 13(1):C2, January/June 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

- [Ano14d] **Anonymous:2014:ITPb**
 Anonymous. *IEEE Transactions on Pattern Analysis and Machine Intelligence* information for authors. *IEEE Computer Architecture Letters*, 13(1):C3, January/June 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano14e] **Anonymous:2014:ICSA**
 Anonymous. IEEE Computer Society. *IEEE Computer Architecture Letters*, 13(1):C4, January/June 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano14f] **Anonymous:2014:ICSB**
 Anonymous. IEEE Computer Society [advertisement]. *IEEE Computer Architecture Letters*, 13(2):C4, July/December 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano14g] **Anonymous:2014:TCa**
 Anonymous. Table of contents. *IEEE Computer Architecture Letters*, 13(1):C1–C4, January/June 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano14h] **Anonymous:2014:TCb**
 Anonymous. Table of contents. *IEEE Computer Architecture Letters*, 13(2):C1, July/December 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano15a] **Anonymous:2015:IIC**
 Anonymous. 2014 index *IEEE Computer Architecture Letters* vol. 13. *IEEE Computer Architecture Letters*, 14(1):1–5, January/June 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano15b] **Anonymous:2015:ICAA**
 Anonymous. *IEEE Computer Architecture Letters* Editorial Board. *IEEE Computer Architecture Letters*, 14(1):C2, January/June 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano15c] **Anonymous:2015:ICAc**
 Anonymous. *IEEE Computer Architecture Letters* Editorial Board. *IEEE Computer Architecture Letters*, 14(2):C2, July/December 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano15d] **Anonymous:2015:ICAb**
 Anonymous. *IEEE Computer Architecture Letters* information for authors. *IEEE Computer Architecture Letters*, 14(1):C3, January/June 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

- [Ano15e] **Anonymous:2015:ICAd** Anonymous. *IEEE Computer Architecture Letters* information for authors. *IEEE Computer Architecture Letters*, 14(2):C3, July/December 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano15f] **Anonymous:2015:ICSa** Anonymous. IEEE Computer Society. *IEEE Computer Architecture Letters*, 14(1):C4, January/June 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano15g] **Anonymous:2015:ICsb** Anonymous. IEEE Computer Society. *IEEE Computer Architecture Letters*, 14(2):C4, July/December 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano15h] **Anonymous:2015:RSC** Anonymous. Rock stars of cybersecurity 2015 conference. *IEEE Computer Architecture Letters*, 14(1):84, January/June 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano15i] **Anonymous:2015:RSW** Anonymous. Rock stars of wearables. *IEEE Computer Architecture Letters*, 14(1):83, January/June 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano15j] **Anonymous:2015:TCa** Anonymous. Table of contents. *IEEE Computer Architecture Letters*, 14(1):C1, January/June 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano15k] **Anonymous:2015:TCb** Anonymous. Table of contents. *IEEE Computer Architecture Letters*, 14(2):C1, July/December 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano16a] **Anonymous:2016:IICa** Anonymous. 2015 index *IEEE Computer Architecture Letters* vol. 14. *IEEE Computer Architecture Letters*, 15(1):1–6, January/June 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano16b] **Anonymous:2016:IICb** Anonymous. 2015 index *IEEE Computer Architecture Letters* vol. 14. *IEEE Computer Architecture Letters*, 15(1):1–6, January/June 2016. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano16c] **Anonymous:2016:BC** Anonymous. [back cover]. *IEEE Computer Architecture Letters*, 15(1):C4, January/June 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

- [Ano16d] **Anonymous:2016:ICs**
 Anonymous. *IEEE Cyber Security. IEEE Computer Architecture Letters*, 15(1):68, January/June 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano16e] **Anonymous:2016:Ca**
 Anonymous. Cover. *IEEE Computer Architecture Letters*, 15(1):C2, January/June 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano16f] **Anonymous:2016:Cb**
 Anonymous. Cover. *IEEE Computer Architecture Letters*, 15(1):C2, January/June 2016. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano16g] **Anonymous:2016:Cc**
 Anonymous. Cover. *IEEE Computer Architecture Letters*, 15(1):C3, January/June 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano16h] **Anonymous:2016:Cd**
 Anonymous. Cover. *IEEE Computer Architecture Letters*, 15(1):C3, January/June 2016. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano16i] **Anonymous:2016:Ce**
 Anonymous. Cover. *IEEE Computer Architecture Letters*, 15(2):C2, July/December 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano16j] **Anonymous:2016:Cf**
 Anonymous. Cover. *IEEE Computer Architecture Letters*, 15(2):C3, July/December 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano16k] **Anonymous:2016:ENM**
 Anonymous. Experience the newest and most advanced thinking in big data analytics. *IEEE Computer Architecture Letters*, 15(1):67, January/June 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano16l] **Anonymous:2016:IICc**
 Anonymous. Introducing IEEE Collabratec. *IEEE Computer Architecture Letters*, 15(1):66, January/June 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano16m] **Anonymous:2016:IICd**
 Anonymous. Introducing IEEE Collabratec. *IEEE Computer Architecture Letters*, 15(1):66, January/June 2016. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano16n] **Anonymous:2016:TCa**
 Anonymous. Table of contents. *IEEE Computer Architecture Letters*, 15(1):C1,

- January/June 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Ano19]
- [Ano16o] **Anonymous:2016:TCb**
 Anonymous. Table of contents. *IEEE Computer Architecture Letters*, 15(2):C1, July/December 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Ano20]
- [Ano16p] **Anonymous:2016:TCBa**
 Anonymous. Table of contents [back cover]. *IEEE Computer Architecture Letters*, 15(2):C4, July/December 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Ano21]
- [Ano17] **Anonymous:2017:IIC**
 Anonymous. 2016 index *IEEE Computer Architecture Letters* vol. 15. *IEEE Computer Architecture Letters*, 16(1):1–6, January/June 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Ano22]
- [Ano18] **Anonymous:2018:IIC**
 Anonymous. 2017 index *IEEE Computer Architecture Letters* vol. 16. *IEEE Computer Architecture Letters*, 17(1):1–6, January/June 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Ant09]
- Anonymous:2019:IIC**
 Anonymous. 2018 index *IEEE Computer Architecture Letters* vol. 17. *IEEE Computer Architecture Letters*, 18(1):1–8, January/June 2019. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Anonymous:2020:IIC**
 Anonymous. 2019 index *IEEE Computer Architecture Letters* vol. 18. *IEEE Computer Architecture Letters*, 19(1):1–8, January/June 2020. ISSN 1556-6056 (print), 1556-6064 (electronic).
- Anonymous:2021:IIC**
 Anonymous. 2020 index *IEEE Computer Architecture Letters* vol. 19. *IEEE Computer Architecture Letters*, 20(1):1–7, January/June 2021. ISSN 1556-6056 (print), 1556-6064 (electronic).
- Anonymous:2022:IIC**
 Anonymous. 2021 index *IEEE Computer Architecture Letters* vol. 20. *IEEE Computer Architecture Letters*, 21(1):1–8, January/June 2022. ISSN 1556-6056 (print), 1556-6064 (electronic).
- Antelo:2009:CBF**
 Elisardo Antelo. A comment on “Beyond Fat-tree: Unidirectional Load-Balanced Multistage Interconnection Net-

work". *IEEE Computer Architecture Letters*, 8(1):33–34, January/June 2009. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic). See [GVG⁺08].

Ajdari:2018:SHB

[APK⁺18] Mohammadamin Ajdari, Pyeongsu Park, Dongup Kwon, Joon-sung Kim, and Jangwoo Kim. A scalable HW-based inline deduplication for SSD arrays. *IEEE Computer Architecture Letters*, 17(1):47–50, January/June 2018. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).

Amarnath:2021:HAS

[APK⁺21] Aporva Amarnath, Subhankar Pal, Hiwot Tadese Kassa, Augusto Vega, Alper Buyuktosunoglu, Hubertus Franke, John-David Wellman, Ronald Dreslinski, and Pradip Bose. Heterogeneity-aware scheduling on SoCs for autonomous vehicles. *IEEE Computer Architecture Letters*, 20(2):82–85, July/December 2021. ISSN 1556-6056 (print), 1556-6064 (electronic).

Arelakis:2014:CVA

[AS14] Angelos Arelakis and Per Stenström. A case for a value-aware cache. *IEEE Computer Architecture Letters*, 13(1):1–4, January/June 2014. CODEN ????? ISSN 1556-

6056 (print), 1556-6064 (electronic).

Almatrood:2018:DGP

[AS18]

Amjad F. Almatrood and Harpreet Singh. Design of generalized pipeline cellular array in quantum-dot cellular automata. *IEEE Computer Architecture Letters*, 17(1):29–32, January/June 2018. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).

Alian:2021:IOI

[ASK⁺21]

Mohammad Alian, Jongmin Shin, Ki-Dong Kang, Ren Wang, Alexandros Daglis, Daehoon Kim, and Nam Sung Kim. IDIO: Orchestrating inbound network data on server processors. *IEEE Computer Architecture Letters*, 20(1):30–33, January/June 2021. ISSN 1556-6056 (print), 1556-6064 (electronic).

Aimoniotis:2021:RBC

[ASSK21]

Pavlos Aimoniotis, Christos Sakalis, Magnus Sjalander, and Stefanos Kaxiras. Reorder buffer contention: a forward speculative interference attack for speculation invariant instructions. *IEEE Computer Architecture Letters*, 20(2):162–165, July/December 2021. ISSN 1556-6056 (print), 1556-6064 (electronic).

- [AW15] **Altaf:2015:LPM**
 Muhammad Shoaib Bin Altaf and David A. Wood. LogCA: a performance model for hardware accelerators. *IEEE Computer Architecture Letters*, 14(2):132–135, July/December 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [AWD⁺18] **Angstadt:2018:MOS**
 Kevin Angstadt, Jack Wadden, Vinh Dang, Ted Xie, Dan Kramp, Westley Weimer, Mircea Stan, and Kevin Skadron. MNCaRT: an open-source, multi-architecture automata-processing research and execution ecosystem. *IEEE Computer Architecture Letters*, 17(1):84–87, January/June 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [AYL22] **Accetti:2022:SCE**
 Cecil Accetti, Rendong Ying, and Peilin Liu. Structured combinators for efficient graph reduction. *IEEE Computer Architecture Letters*, 21(2):73–76, July/December 2022. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [BBZ⁺19] **Barber:2019:ISD**
 Kristin Barber, Anys Bacha, Li Zhou, Yinqian Zhang, and Radu Teodorescu. Isolating speculative data to prevent transient execution attacks. *IEEE Computer Architecture Letters*, 18(2):178–181, July 2019. ISSN 1556-6064.
- [BDJ06] **Balfour:2008:EEP**
 J. Balfour, W. Dally, D. Black-Schaffer, V. Parikh, and J. Park. An energy-efficient processor architecture for embedded systems. *IEEE Computer Architecture Letters*, 7(1):29–32, January 2008. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [BDJS⁺08] **Bracy:2006:DAC**
 A. Bracy, K. Doshi, and Q. Jacobson. Disintermediated active communication. *IEEE Computer Architecture Letters*, 5(2):15, February 2006. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [BEA⁺13] **Blem:2013:MMA**
 Emily Blem, Hadi Esmaeilzadeh, Renee St Amant, Karthikeyan Sankaralingam, and Doug Burger. Multicore model from abstract single core inputs. *IEEE Computer Architecture Letters*, 12(2):59–62, July/December 2013. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [BGL⁺23] **Bae:2023:ISF**
 Hanyeoreum Bae, Donghyun Gouk, Seungjun Lee, Jiseon Kim, Sungjoon Koh, Jie

Zhang, and Myoungsoo Jung. Intelligent SSD firmware for zero-overhead journaling. *IEEE Computer Architecture Letters*, 22(1):25–28, January/June 2023. ISSN 1556-6056 (print), 1556-6064 (electronic).

Boroumand:2017:LEC

[BGP⁺17]

Amirali Boroumand, Saugata Ghose, Minesh Patel, Hasan Hassan, Brandon Lucia, Kevin Hsieh, Krishna T. Malladi, Hongzhong Zheng, and Onur Mutlu. LazyPIM: an efficient cache coherence mechanism for processing-in-memory. *IEEE Computer Architecture Letters*, 16(1):46–50, January/June 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Bodduna:2020:BRS

[BGS⁺20]

Rahul Bodduna, Vinod Ganesan, Patanjali SLPSK, Kamakoti Veezhinathan, and Chester Rebeiro. Brutus: Refuting the security claims of the cache timing randomization countermeasure proposed in CEASER. *IEEE Computer Architecture Letters*, 19(1):9–12, January/June 2020. ISSN 1556-6056 (print), 1556-6064 (electronic).

Barber:2022:PSA

[BGZT22]

Kristin Barber, Moein Ghaniyoun, Yinqian Zhang, and Radu Teodorescu. A pre-

silicon approach to discovering microarchitectural vulnerabilities in security critical applications. *IEEE Computer Architecture Letters*, 21(1):9–12, January/June 2022. ISSN 1556-6056 (print), 1556-6064 (electronic).

Balfour:2009:ORE

[BHD09]

James Balfour, R. Curtis Harting, and William J. Dally. Operand registers and explicit operand forwarding. *IEEE Computer Architecture Letters*, 8(2):60–63, July/December 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Basak:2018:ECC

[BHL⁺18]

Abanti Basak, Xing Hu, Shuangchen Li, Sang Min Oh, and Yuan Xie. Exploring core and cache hierarchy bottlenecks in graph processing workloads. *IEEE Computer Architecture Letters*, 17(2):197–200, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Bhardwaj:2019:DOC

[BHY⁺19]

K. Bhardwaj, M. Havasi, Y. Yao, D. M. Brooks, J. M. H. Lobato, and G. Wei. Determining optimal coherency interface for many-accelerator SoCs using Bayesian optimization. *IEEE Computer Architecture Letters*, 18(2):119–123, July

2019. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [BKA⁺09] **Baldassin:2009:CEC**
 Alexandro Baldassin, Felipe Klein, Guido Araujo, Rodolfo Azevedo, and Paulo Centoducatte. Characterizing the energy consumption of software transactional memory. *IEEE Computer Architecture Letters*, 8(2):56–59, July/December 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [BLKSA17] **Bakhshalipour:2017:ETD**
 Mohammad Bakhshalipour, Pejman Lotfi-Kamran, and Hamid Sarbazi-Azad. An efficient temporal data prefetcher for L1 caches. *IEEE Computer Architecture Letters*, 16(2):99–102, July/December 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [BLM06] **Blundell:2006:STM**
 C. Blundell, E. C. Lewis, and M. M. K. Martin. Subtleties of transactional memory atomicity semantics. *IEEE Computer Architecture Letters*, 5(2):17, February 2006. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [BREM08] **Biswas:2008:CAA**
 A. Biswas, P. Racunas, J. Emer, and S. Mukherjee. Computing accurate AVFs using ACE analysis on performance models: a rebuttal. *IEEE Computer Architecture Letters*, 7(1):21–24, January 2008. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [BRUS21] **Boran:2021:FGS**
 Nirmal Kumar Boran, Shubhankit Rathore, Meet Udeshi, and Virendra Singh. Fine-grained scheduling in heterogeneous-ISA architectures. *IEEE Computer Architecture Letters*, 20(1):9–12, January/June 2021. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [BS17] **Beckmann:2017:CCM**
 Nathan Beckmann and Daniel Sanchez. Cache calculus: Modeling caches through differential equations. *IEEE Computer Architecture Letters*, 16(1):1–5, January/June 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [BSBD⁺08] **Black-Schaffer:2008:HIR**
 D. Black-Schaffer, J. Balfour, W. Dally, V. Parikh, and J. Park. Hierarchical instruction register organization. *IEEE Computer Architecture Letters*, 7(2):41–44, July 2008. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

- [BSD⁺19] **Balaji:2019:FEW** Adarsha Balaji, Shihao Song, Anup Das, Nikil Dutt, Jeff Krichmar, Nagarajan Kandasamy, and Francky Catthoor. A framework to explore workload-specific performance and lifetime trade-offs in neuromorphic computing. *IEEE Computer Architecture Letters*, 18(2):149–152, July 2019. ISSN 1556-6064.
- [BSMB23] **Brana:2023:KSC** Jennifer Brana, Brian C. Schwedock, Yatin A. Manerkar, and Nathan Beckmann. Kobold: Simplified cache coherence for cache-attached accelerators. *IEEE Computer Architecture Letters*, 22(1):41–44, January/June 2023. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [BVL09] **Barnes:2009:XBA** Christopher Barnes, Pranav Vaidya, and Jaehwan John Lee. An XML-based ADL framework for automatic generation of multithreaded computer architecture simulators. *IEEE Computer Architecture Letters*, 8(1):13–16, January/June 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [BY17] **Badawy:2017:GLO** Abdel-Hameed A. Badawy and Donald Yeung. Guiding locality optimizations for graph computations via reuse distance analysis. *IEEE Computer Architecture Letters*, 16(2):119–122, July/December 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [CAPS09] **Chiou:2009:AFF** Derek Chiou, Hari Angepat, Nikhil A. Patil, and Dam Sunwoo. Accurate functional-first multicore simulators. *IEEE Computer Architecture Letters*, 8(2):64–67, July/December 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [CCWY17] **Chen:2017:IGP** Li-Jhan Chen, Hsiang-Yun Cheng, Po-Han Wang, and Chia-Lin Yang. Improving GPGPU performance via cache locality aware thread block scheduling. *IEEE Computer Architecture Letters*, 16(2):127–131, July/December 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [ÇE14] **Çakmakci:2014:EVA** Yaman Çakmakçi and Oğuz Ergin. Exploiting virtual addressing for increasing reliability. *IEEE Computer Architecture Letters*, 13(1):29–32, January/June 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

- [CEA18] **Choukse:2018:CEM**
Esha Choukse, Mattan Erez, and Alaa Alameldeen. CompressPoints: an evaluation methodology for compressed memory systems. *IEEE Computer Architecture Letters*, 17(2):126–129, July/December 2018. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [CFM⁺03] **Cohen:2003:EOP**
A. Cohen, F. Finkelstein, A. Mendelson, R. Ronen, and D. Rudoy. On estimating optimal performance of CPU dynamic thermal management. *IEEE Computer Architecture Letters*, 2(1):6, January 2003. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [CGY⁺14] **Chen:2014:PEC**
Zheng Chen, Huaxi Gu, Yintang Yang, Luying Bai, and Hui Li. A power efficient and compact optical interconnect for network-on-chip. *IEEE Computer Architecture Letters*, 13(1):5–8, January/June 2014. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [CHK⁺18] **Chowdhury:2018:EMP**
Zamshed Chowdhury, Jonathan D. Harms, S. Karen Khatamifard, Masoud Zabihi, Yang Lv, Andrew P. Lyle, Sachin S. Sapatnekar, Ulya R. Karpuzcu, and Jian-Ping Wang. Efficient in-memory processing using spintronics. *IEEE Computer Architecture Letters*, 17(1):42–46, January/June 2018. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Cit04] **Citron:2004:ELE**
D. Citron. Exploiting low entropy to reduce wire delay. *IEEE Computer Architecture Letters*, 3(1):1, January 2004. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [CKA20] **Choe:2020:SMP**
Wonkyo Choe, Jonghyeon Kim, and Jeongseob Ahn. A study of memory placement on hardware-assisted tiered memory systems. *IEEE Computer Architecture Letters*, 19(2):122–125, July/December 2020. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [CKZ⁺20] **Chowdhury:2020:VNM**
Zamshed I. Chowdhury, S. Karen Khatamifard, Zhaoyong Zheng, Tali Moreshet, R. Iris Bahar, and Ulya R. Karpuzcu. Voltage noise mitigation with barrier approximation. *IEEE Computer Architecture Letters*, 19(2):155–158, July/December 2020. ISSN 1556-6056 (print), 1556-6064 (electronic).

- [CLCG14] **Chou:2014:EPE**
 Yu-Liang Chou, Shaoshan Liu, Eui-Young Chung, and Jean-Luc Gaudiot. An energy and performance efficient DVFS scheme for irregular parallel divide-and-conquer algorithms on the Intel SCC. *IEEE Computer Architecture Letters*, 13(1):13–16, January/June 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [CLJ⁺02] **Choi:2002:LPT**
 Jin-Hyuck Choi, Jung-Hoon Lee, Seh-Woong Jeong, Shin-Dug Kim, and C. Weems. A low power TLB structure for embedded systems. *IEEE Computer Architecture Letters*, 1(1):3, January 2002. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [CM08] **Cho:2008:CAL**
 S. Cho and R. Melhem. Corollaries to Amdahl’s Law for energy. *IEEE Computer Architecture Letters*, 7(1):25–28, January 2008. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [CMLV03] **Cristal:2003:CRC**
 A. Cristal, J. F. Martinez, J. Llosa, and M. Valero. A case for resource-conscious out-of-order processors. *IEEE Computer Architecture Letters*, 2(1):7, January 2003. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [CMP⁺14] **Cota:2014:AMR**
 Emilio G. Cota, Paolo Mantovani, Michele Petracca, Mario R. Casu, and Luca P. Carloni. Accelerator memory reuse in the dark silicon era. *IEEE Computer Architecture Letters*, 13(1):9–12, January/June 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [CNHH15] **Carlson:2015:EPM**
 Trevor E. Carlson, Siddharth Nilakantan, Mark Hempstead, and Wim Heirman. Epoch profiles: Microarchitecture-based application analysis and optimization. *IEEE Computer Architecture Letters*, 14(1):30–33, January/June 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [CSSU20] **Cavus:2020:EPP**
 Mustafa Cavus, Mohammed Shatnawi, Resit Sendag, and Augustus K. Uht. Exploring prefetching, pre-execution and branch outcome streaming for in-memory database lookups. *IEEE Computer Architecture Letters*, 19(1):5–8, January/June 2020. ISSN 1556-6056 (print), 1556-6064 (electronic).

- [CST⁺04] **Ceze:2004:CHL**
L. Ceze, K. Strauss, J. Tuck, J. Renau, and J. Torrellas. CAVA: Hiding L2 misses with checkpoint-assisted value prediction. *IEEE Computer Architecture Letters*, 3(1):7, January 2004. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [CTJ⁺17] **Carlson:2017:THL**
Trevor E. Carlson, Kim-Anh Tran, Alexandra Jimborean, Konstantinos Koukos, Magnus Sjölander, and Stefanos Kaxiras. Transcending hardware limits with software out-of-order processing. *IEEE Computer Architecture Letters*, 16(2):162–165, July/December 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [CTL⁺20] **Chu:2020:HPD**
Zhufei Chu, Huiming Tian, Zeqiang Li, Yinshui Xia, and Lunyao Wang. A high-performance design of generalized pipeline cellular array. *IEEE Computer Architecture Letters*, 19(1):47–50, January/June 2020. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [CTNL16] **Çakmakci:2016:CPG**
Yaman Çakmakçi, Will Toms, Javier Navaridas, and Mikel Lujan. Cyclic power-gating as an alternative to voltage and frequency scaling. *IEEE Computer Architecture Letters*, 15(2):77–80, July/December 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [CV15] **Chen:2015:HSC**
Jie Chen and Guru Venkataramani. A hardware-software cooperative approach for application energy profiling. *IEEE Computer Architecture Letters*, 14(1):5–8, January/June 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [CVP12] **Chen:2012:NPD**
Jie Chen, Guru Venkataramani, and Gabriel Parmer. The need for power debugging in the multi-core environment. *IEEE Computer Architecture Letters*, 11(2):57–60, July/December 2012. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [CWK⁺22] **Chacon:2022:HTT**
Gino A. Chacon, Charles Williams, Johann Knechtel, Ozgur Sinanoglu, and Paul V. Gratz. Hardware Trojan threats to cache coherence in modern 2.5D chiplet systems. *IEEE Computer Architecture Letters*, 21(2):133–136, July/December 2022. ISSN 1556-6056 (print), 1556-6064 (electronic).

- [CXS18] **Christoforidis:2018:CTC**
 Eleftherios-Iordanis Christoforidis, Sotirios Xydis, and Dimitrios Soudris. CF-TUNE: Collaborative filtering auto-tuning for energy efficient many-core processors. *IEEE Computer Architecture Letters*, 17(1):25–28, January/June 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [CYAW20] **Che:2020:LMA**
 Yuezhi Che, Yuanzhou Yang, Amro Awad, and Rujia Wang. A lightweight memory access pattern obfuscation framework for NVM. *IEEE Computer Architecture Letters*, 19(2):163–166, July/December 2020. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [CZYY11] **Choi:2011:EID**
 Inseok Choi, Minshu Zhao, Xu Yang, and Donald Yeung. Experience with improving distributed shared cache performance on Tiler’s Tile processor. *IEEE Computer Architecture Letters*, 10(2):45–48, July/December 2011. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [DC18] **Durkovic:2018:BNS**
 Srdjan Durkovic and Zoran Cica. Birkhoff–von Neumann switch based on greedy scheduling. *IEEE Computer Architecture Letters*, 17(1):13–16, January/June 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [DCG12] **Deb:2012:HSC**
 Abhishek Deb, Josep Maria Codina, and Antonio Gonzalez. A HW/SW co-designed programmable functional unit. *IEEE Computer Architecture Letters*, 11(1):9–12, January/June 2012. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [DD18] **Do:2018:CRL**
 Sang Wook Stephen Do and Michel Dubois. Core reliability: Leveraging hardware transactional memory. *IEEE Computer Architecture Letters*, 17(2):105–108, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [DEC+18] **Delshadtehrani:2018:NPM**
 Leila Delshadtehrani, Schuyler Eldridge, Sadullah Canakci, Manuel Egele, and Ajay Joshi. Nile: a programmable monitoring coprocessor. *IEEE Computer Architecture Letters*, 17(1):92–95, January/June 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

- [DK13] **Delimitrou:2013:NCD** Christina Delimitrou and Christos Kozyrakis. The Netflix challenge: Datacenter edition. *IEEE Computer Architecture Letters*, 12(1):29–32, January/June 2013. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [DK16] **Delimitrou:2016:SID** Christina Delimitrou and Christos Kozyrakis. Security implications of data mining in cloud scheduling. *IEEE Computer Architecture Letters*, 15(2):109–112, July/December 2016. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [DKD07] **Dieter:2007:LCM** W. R. Dieter, A. Kaveti, and H. G. Dietz. Low-cost microarchitectural support for improved floating-point accuracy. *IEEE Computer Architecture Letters*, 6(1):13–16, January 2007. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [DL19] **Denby:2019:OEC** Bradley Denby and Brandon Lucia. Orbital edge computing: Machine inference in space. *IEEE Computer Architecture Letters*, 18(1):59–62, January/June 2019. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [DL20] **Desai:2020:PAH** Harsh Desai and Brandon Lucia. A power-aware heterogeneous architecture scaling model for energy-harvesting computers. *IEEE Computer Architecture Letters*, 19(1):68–71, January/June 2020. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [DM06] **Donald:2006:EPP** J. Donald and M. Martonosi. An efficient, practical parallelization methodology for multicore architecture simulation. *IEEE Computer Architecture Letters*, 5(2):14, February 2006. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [DOM⁺07] **Das:2007:MMC** A. Das, S. Ozdemir, G. Memik, J. Zambreno, and A. Choudhary. Microarchitectures for managing chip revenues under process variations. *IEEE Computer Architecture Letters*, 6(2):29–32, February 2007. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [DOM⁺08] **Das:2008:MMC** A. Das, S. Ozdemir, G. Memik, J. Zambreno, and A. Choudhary. Microarchitectures for managing chip revenues under process variations. *IEEE Computer Architecture Letters*, 7(1):5–8, January 2008.

CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Daya:2016:THP

[DPC16]

Bhavya K. Daya, Li-Shiuan Peh, and Anantha P. Chandrakasan. Towards high-performance bufferless NoCs with SCEPTER. *IEEE Computer Architecture Letters*, 15(1):62–65, January/June 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

[DV13]

Davis:2012:IVL

[DRGA12]

John D. Davis, Suzanne Rivoire, Moises Goldszmidt, and Ehsan K. Ardestani. Including variability in large-scale cluster power models. *IEEE Computer Architecture Letters*, 11(2):29–32, July/December 2012. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

[DVAE18]

Desai:2009:AIC

[DS09]

Aniruddha Desai and Jugdutt Singh. Architecture independent characterization of embedded Java workloads. *IEEE Computer Architecture Letters*, 8(1):29–32, January/June 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

[DXSS15]

Delimitrou:2012:DDS

[DSVK12]

Christina Delimitrou, Sriram Sankar, Kushagra Vaid, and

Christos Kozyrakis. Decoupling datacenter storage studies from access to large-scale applications. *IEEE Computer Architecture Letters*, 11(2):53–56, July/December 2012. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Duong:2013:CAS

Nam Duong and Alexander V. Veidenbaum. Compiler-assisted, selective out-of-order commit. *IEEE Computer Architecture Letters*, 12(1):21–24, January/June 2013. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

DePestel:2018:RRP

Sander De Pestel, Sam Van den Steen, Shoaib Akram, and Lieven Eeckhout. RPPM: Rapid performance prediction of multithreaded applications on multicore hardware. *IEEE Computer Architecture Letters*, 17(2):183–186, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Diamantopoulos:2015:MMI

Dionysios Diamantopoulos, Sotirios Xydis, Kostas Siozios, and Dimitrios Soudris. Mitigating memory-induced dark silicon in many-accelerator architectures. *IEEE Computer Architecture Letters*, 14(2):136–139, July/December

2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Eyerman:2014:RCW

[EE14]

Stijn Eyerman and Lieven Eeckhout. Restating the case for weighted-IPC metrics to evaluate multiprogram workload performance. *IEEE Computer Architecture Letters*, 13(2):93–96, July/December 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

[EF07]

chitecture Letters, 21(2):137–140, July/December 2022. ISSN 1556-6056 (print), 1556-6064 (electronic).

Etsion:2007:PPT

Y. Etsion and D. G. Feitelson. Probabilistic prediction of temporal locality. *IEEE Computer Architecture Letters*, 6(1):17–20, January 2007. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Eker:2016:EEC

[EE16]

Abdulaziz Eker and Oğuz Ergin. Exploiting existing copies in register file for soft error correction. *IEEE Computer Architecture Letters*, 15(1):17–20, January/June 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

[EGWM14]

Efrain:2014:EAR

Rotem Efrain, Ran Ginosar, C. Weiser, and Avi Mendelson. Energy aware race to halt: a down to EArth approach for platform energy management. *IEEE Computer Architecture Letters*, 13(1):25–28, January/June 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Eeckhout:2013:MNE

[Eec13]

Lieven Eeckhout. A message from the new Editor-in-Chief and introduction of new Associate Editors. *IEEE Computer Architecture Letters*, 12(1):2, January/June 2013. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

[EHDH18]

Eyerman:2018:MSC

Stijn Eyerman, Wim Heirman, Kristof Du Bois, and Ibrahim Hur. Multi-stage CPI stacks. *IEEE Computer Architecture Letters*, 17(1):55–58, January/June 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Eeckhout:2022:FOM

[Eec22]

Lieven Eeckhout. A first-order model to assess computer architecture sustainability. *IEEE Computer Ar-*

[EHdSH20]

Eyerman:2020:BOB

Stijn Eyerman, Wim Heirman, Sam Van den Steen,

and Ibrahim Hur. Breaking in-order branch miss recovery. *IEEE Computer Architecture Letters*, 19(1):30–33, January/June 2020. ISSN 1556-6056 (print), 1556-6064 (electronic).

Eyerman:2021:MDT

[EHH21]

Stijn Eyerman, Wim Heirman, and Ibrahim Hur. Modeling DRAM timing in parallel simulators with immediate-response memory model. *IEEE Computer Architecture Letters*, 20(2):90–93, July/December 2021. ISSN 1556-6056 (print), 1556-6064 (electronic).

Eisley:2006:NCC

[EPS06]

N. Eisley, Li-Shiuan Peh, and Li Shang. In-network cache coherence. *IEEE Computer Architecture Letters*, 5(1):34–37, January 2006. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Ergin:2006:ENV

[EUVG06]

O. Ergin, O. Unsal, X. Vera, and A. Gonzalez. Exploiting narrow values for soft error tolerance. *IEEE Computer Architecture Letters*, 5(2):12, February 2006. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Flich:2008:LBD

[FD08]

J. Flich and J. Duato. Logic-based distributed routing for

NoCs. *IEEE Computer Architecture Letters*, 7(1):13–16, January 2008. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Farmahini-Farahani:2015:DAA

[FFAMK15]

Amin Farmahini-Farahani, Jung Ho Ahn, Katherine Morrow, and Nam Sung Kim. DRAMA: an architecture for accelerated processing near memory. *IEEE Computer Architecture Letters*, 14(1):26–29, January/June 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Fang:2010:BRP

[FHL⁺10]

Zhen Fang, Erik G. Hallnor, Bin Li, Michael Leddige, Donglai Dai, Seung Eun Lee, Srihari Makineni, and Ravi Iyer. Boomerang: Reducing power consumption of response packets in NoCs with minimal performance impact. *IEEE Computer Architecture Letters*, 9(2):49–52, July/December 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Fide:2008:PUS

[FJ08]

S. Fide and S. Jenks. Proactive use of shared L3 caches to enhance cache communications in multi-core processors. *IEEE Computer Architecture Letters*, 7(2):57–60, July 2008. CODEN ????

ISSN 1556-6056 (print), 1556-6064 (electronic).

Feng:2017:HHC

[FLSZ17]

Liang Feng, Hao Liang, Sharad Sinha, and Wei Zhang. HeteroSim: a heterogeneous CPU–FPGA simulator. *IEEE Computer Architecture Letters*, 16(1):38–41, January/June 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

[Gau09]

Falahati:2021:DAC

[FPA⁺21]

Hajar Falahati, Masoud Peyro, Hossein Amini, Mehran Taghian, Mohammad Sadrosadati, Pejman Lotfi-Kamran, and Hamid Sarbazi-Azad. Data-aware compression of neural networks. *IEEE Computer Architecture Letters*, 20(2):94–97, July/December 2021. ISSN 1556-6056 (print), 1556-6064 (electronic).

[GBK⁺09]

Fariborz:2022:MSB

[FSO⁺22]

Marjan Fariborz, Mahyar Samani, Terry O’Neill, Jason Lowe-Power, S. J. Ben Yoo, and Venkatesh Akella. A model for scalable and balanced accelerators for graph processing. *IEEE Computer Architecture Letters*, 21(2):149–152, July/December 2022. ISSN 1556-6056 (print), 1556-6064 (electronic).

[GBS⁺20]

Finlayson:2012:OSP

[FUWT12]

Ian Finlayson, Gang-Ryung Uh, David Whalley, and Gary

Tyson. An overview of static pipelining. *IEEE Computer Architecture Letters*, 11(1):17–20, January/June 2012. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Gaudiot:2009:INE

Jean-Luc Gaudiot. Introducing the new Editor-in-Chief of *IEEE Computer Architecture Letters*. *IEEE Computer Architecture Letters*, 8(2):37–38, July/December 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Guz:2009:MCV

Zvika Guz, Evgeny Bolotin, Idit Keidar, Avinoam Kolodny, Avi Mendelson, and Uri C. Weiser. Many-core vs. many-thread machines: Stay away from the valley. *IEEE Computer Architecture Letters*, 8(1):25–28, January/June 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Golshan:2020:HPC

Fatemeh Golshan, Mohammad Bakhshalipour, Mehran Shakerinava, Ali Ansari, Pejman Lotfi-Kamran, and Hamid Sarbazi-Azad. Harnessing pairwise-correlating data prefetching with runahead metadata. *IEEE Computer Architecture Letters*, 19(2):130–133, July/December

2020. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [GD06] **Gupta:2006:TOI**
A. K. Gupta and W. J. Dally. Topology optimization of interconnection networks. *IEEE Computer Architecture Letters*, 5(1):10–13, January 2006. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [GD18] **Gan:2018:AIC**
Yu Gan and Christina Delimitrou. The architectural implications of cloud microservices. *IEEE Computer Architecture Letters*, 17(2):155–158, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [GDF⁺04] **Gomez:2004:EFT**
M. E. Gomez, J. Duato, J. Flich, P. Lopez, A. Robles, N. A. Nordbotten, O. Lysne, and T. Skeie. An efficient fault-tolerant routing methodology for meshes and tori. *IEEE Computer Architecture Letters*, 3(1):3, January 2004. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [GF16] **Gorgues:2016:EPC**
Miguel Gorgues and Jose Flich. End-point congestion filter for adaptive routing with congestion-insensitive performance. *IEEE Computer Architecture Letters*, 15
- (1):9–12, January/June 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [GG11] **Gou:2011:ESH**
Chunyang Gou and Georgi N. Gaydadjiev. Exploiting SPMD horizontal locality. *IEEE Computer Architecture Letters*, 10(1):20–23, January/June 2011. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [GG17] **Garland:2017:LCM**
James Garland and David Gregg. Low complexity multiply accumulate unit for weight-sharing convolutional neural networks. *IEEE Computer Architecture Letters*, 16(2):132–135, July/December 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [GGM⁺16] **Garcia:2016:CMP**
P. Garcia, T. Gomes, J. Monteiro, A. Tavares, and M. Ekpanyapong. On-chip message passing sub-system for embedded inter-domain communication. *IEEE Computer Architecture Letters*, 15(1):33–36, January/June 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [GGS19] **Golestani:2019:PMB**
H. Golestani, G. Gupta, and R. Sen. Performance mod-

- eling and bottleneck analysis of EDGE processors using dependence graphs. *IEEE Computer Architecture Letters*, 18(1):79–82, January/June 2019. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [GJ21] **Ghasemi:2021:MPE**
Fatemeh Ghasemi and Magnus Jahre. Modeling periodic energy-harvesting computing systems. *IEEE Computer Architecture Letters*, 20(2):142–145, July/December 2021. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [GKK⁺22] **Gouk:2022:PHA**
Donghyun Gouk, Seungkwon Kang, Miryeong Kwon, Junhyeok Jang, Hyunkyoo Choi, Sangwon Lee, and Myoungsoo Jung. PreGNN: Hardware acceleration to take pre-processing off the critical path in graph neural networks. *IEEE Computer Architecture Letters*, 21(2):117–120, July/December 2022. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [GKKW07] **Guz:2007:NCO**
Z. Guz, I. Keidar, A. Kolodny, and U. Weiser. Nahalal: Cache organization for chip multiprocessors. *IEEE Computer Architecture Letters*, 6(1):21–24, January 2007. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [GLH⁺20] **Gu:2020:NTC**
Peng Gu, Benjamin S. Lim, Wenqin Huangfu, Krishan T. Malladi, Andrew Chang, and Yuan Xie. NMTSim: Transaction-command based simulator for new memory technology devices. *IEEE Computer Architecture Letters*, 19(1):76–79, January/June 2020. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [GLJ⁺21] **Gurumurthi:2021:HRE**
Sudhanva Gurumurthi, Kijun Lee, Munseon Jang, Vilas Sridharan, Aaron Nygren, Yesin Ryu, Kyomin Sohn, Taekyun Kim, and Hoeju Chung. HBM3 RAS: Enhancing resilience at scale. *IEEE Computer Architecture Letters*, 20(2):158–161, July/December 2021. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [GMM⁺19] **Gupta:2019:DQL**
Ujjwal Gupta, Sumit K. Mandal, Manqing Mao, Chaitali Chakrabarti, and Umit Y. Ogras. A deep Q-learning approach for dynamic management of heterogeneous processors. *IEEE Computer Architecture Letters*, 18(1):14–17, January/June 2019. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).

- Gibert:2015:PSR**
- [GMMC15] Enric Gibert, Raul Martínez, Carlos Madriles, and Josep M. Codina. Profiling support for runtime managed code: Next generation performance monitoring units. *IEEE Computer Architecture Letters*, 14(1):62–65, January/June 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Gupta:2015:CEO**
- [GO15] Ujjwal Gupta and Umit Y. Ogras. Constrained energy optimization in heterogeneous platforms using generalized scaling models. *IEEE Computer Architecture Letters*, 14(1):21–25, January/June 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Gaudiot:2006:F**
- [GPS06] J.-L. Gaudiot, Y. Patt, and K. Skadon. Foreword. *IEEE Computer Architecture Letters*, 5(1):11, January 2006. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Gan:2019:SSV**
- [GQLZ19] Yiming Gan, Yuxian Qiu, Jingwen Leng, and Yuhao Zhu. SVSoC: Speculative vision systems-on-a-chip. *IEEE Computer Architecture Letters*, 18(1):47–50, January/June 2019. CODEN ????
- Gordon-Ross:2002:EFP**
- [GRCV02] A. Gordon-Ross, S. Cotterell, and F. Vahid. Exploiting fixed programs in embedded systems: a loop cache example. *IEEE Computer Architecture Letters*, 1(1):2, January 2002. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Gottscho:2017:MIM**
- [GSG+17] Mark Gottscho, Mohammed Shoaib, Sriram Govindan, Bikash Sharma, Di Wang, and Puneet Gupta. Measuring the impact of memory errors on application performance. *IEEE Computer Architecture Letters*, 16(1):51–55, January/June 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- GomezRequena:2008:BFT**
- [GVG+08] C. Gomez Requena, F. Gilabert Villamon, M. Gomez, P. Lopez, and J. Duato. Beyond fat-tree: Unidirectional load-balanced multistage interconnection network. *IEEE Computer Architecture Letters*, 7(2):49–52, July 2008. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). See comment [Ant09].
- ISSN 1556-6056 (print), 1556-6064 (electronic).

- [GWR08] **Golander:2008:DDS**
A. Golander, S. Weiss, and R. Ronen. DDMR: Dynamic and scalable dual modular redundancy with short validation intervals. *IEEE Computer Architecture Letters*, 7(2):65–68, July 2008. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [HBL⁺10] **Hoang:2010:CAN**
Giang Hoang, Chang Bae, John Lange, Lide Zhang, Peter Dinda, and Russ Joseph. A case for alternative nested paging models for virtualized systems. *IEEE Computer Architecture Letters*, 9(1):17–20, January/June 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [HCM10] **Ham:2021:NDP**
Hyungkyu Ham, Hyunuk Cho, Minjae Kim, Jueon Park, Jeongmin Hong, Hyojin Sung, Eunhyeok Park, Euicheol Lim, and Gwangsun Kim. Near-data processing in memory expander for DNN acceleration on GPUs. *IEEE Computer Architecture Letters*, 20(2):171–174, July/December 2021. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [HCK⁺21] **Hong:2022:OMC**
Jeongmin Hong, Sungjun Cho, and Gwangsun Kim. Overcoming memory capacity wall of GPUs with heterogeneous memory stack. *IEEE Computer Architecture Letters*, 21(2):61–64, July/December 2022. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [HCK22] **Hammoud:2010:DPA**
Mohammad Hammoud, Sangyeun Cho, and Rami G. Melhem. A dynamic pressure-aware associative placement strategy for large scale chip multiprocessors. *IEEE Computer Architecture Letters*, 9(1):29–32, January/June 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [HEDH21] **Hadjilambrou:2018:SCV**
Zacharias Hadjilambrou, Shidhartha Das, Marco A. Antoniadis, and Yiannakis Sazeides. Sensing CPU voltage noise through electromagnetic emanations. *IEEE Computer Architecture Letters*, 17(1):68–71, January/June 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [HEDH21] **Heirman:2021:RRC**
Wim Heirman, Stijn Eyerman, Kristof Du Bois, and Ibrahim Hur. RIO: ROB-centric in-order modeling of out-of-order processors. *IEEE Computer Architecture Letters*, 20(1):78–81, January/June 2021. ISSN 1556-

6056 (print), 1556-6064 (electronic).

Huang:2022:EDC

[HH22]

Jianming Huang and Yu Hua. Ensuring data confidentiality in eADR-Based NVM systems. *IEEE Computer Architecture Letters*, 21(2):153–156, July/December 2022. ISSN 1556-6056 (print), 1556-6064 (electronic).

[HMCP16]

(2):106–109, July/December 2021. ISSN 1556-6056 (print), 1556-6064 (electronic).

Hashemi:2016:EEB

Milad Hashemi, Debbie Marr, Doug Carmean, and Yale N. Patt. Efficient execution of bursty applications. *IEEE Computer Architecture Letters*, 15(2):85–88, July/December 2016. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic).

Hameed:2022:DPA

[HKO⁺22]

Fazal Hameed, Asif Ali Khan, Sebastien Ollivier, Alex K. Jones, and Jeronimo Castrillon. DNA pre-alignment filter using processing near race-track memory. *IEEE Computer Architecture Letters*, 21(2):53–56, July/December 2022. ISSN 1556-6056 (print), 1556-6064 (electronic).

[Hos18]

Hoseinzadeh:2018:FBS

Morteza Hoseinzadeh. Flow-based simulation methodology. *IEEE Computer Architecture Letters*, 17(1):51–54, January/June 2018. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic).

Hu:2016:TDM

[HLH16]

Qi Hu, Peng Liu, and Michael C. Huang. Threads and data mapping: Affinity analysis for traffic reduction. *IEEE Computer Architecture Letters*, 15(2):133–136, July/December 2016. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic).

[HR10]

Hilton:2010:SDE

Andrew Hilton and Amir Roth. SMT-Directory: Efficient load-load ordering for SMT. *IEEE Computer Architecture Letters*, 9(1):25–28, January/June 2010. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic).

Hyun:2021:CAD

[HLR21]

Bongjoon Hyun, Jiwon Lee, and Minsoo Rhu. Characterization and analysis of deep learning for 3D point cloud analytics. *IEEE Computer Architecture Letters*, 20

[HRF⁺11]

Hernandez:2011:FTV

Carles Hernandez, Antoni Roca, Jose Flich, Federico Silla, and Jose Duato. Fault-tolerant vertical link design for effective 3d stacking. *IEEE Computer Architecture Letters*, 10(2):41–44, July/December 2011. CODEN ????

ISSN 1556-6056 (print), 1556-6064 (electronic).

Holloway:2004:CPS

[HS04]

A. L. Holloway and G. S. Sohi. Characterization of problem stores. *IEEE Computer Architecture Letters*, 3(1):9, January 2004. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Ho:2011:EIB

[HSUS11]

Chen-Han Ho, Garret Staus, Aaron Ulmer, and Karthikeyan Sankaralingam. Exploring the interaction between device lifetime reliability and security vulnerabilities. *IEEE Computer Architecture Letters*, 10(2):37–40, July/December 2011. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Hou:2022:CUE

[HXL⁺22]

Xiaofeng Hou, Cheng Xu, Jiacheng Liu, Xuehan Tang, Lingyu Sun, Chao Li, and Kwang-Ting Cheng. Characterizing and understanding end-to-end multi-modal neural networks on GPUs. *IEEE Computer Architecture Letters*, 21(2):125–128, July/December 2022. ISSN 1556-6056 (print), 1556-6064 (electronic).

Im:2020:PBA

[IKW⁺20]

Junsu Im, Hanbyeol Kim, Yumin Won, Jiho Oh, Minjae Kim, and Sungjin Lee.

Probability-based address translation for flash SSDs. *IEEE Computer Architecture Letters*, 19(2):97–100, July/December 2020. ISSN 1556-6056 (print), 1556-6064 (electronic).

Iqbal:2010:POS

[ILG10]

Syed Muhammad Zeeshan Iqbal, Yuchen Liang, and Hakan Grahn. ParMiBench — an open-source benchmark for embedded multiprocessor systems. *IEEE Computer Architecture Letters*, 9(2):45–48, July/December 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Ishii:2020:RIP

[ILNS20]

Yasuo Ishii, Jaekyu Lee, Krishnendra Nathella, and Dam Sunwoo. Rebasng instruction prefetching: an industry perspective. *IEEE Computer Architecture Letters*, 19(2):147–150, July/December 2020. ISSN 1556-6056 (print), 1556-6064 (electronic).

Ipek:2018:BLL

[ILXY18a]

Engin Ipek, Florian Longnos, Shihai Xiao, and Wei Yang. Bit-level load balancing: a new technique for improving the write throughput of deeply scaled STT-MRAM. *IEEE Computer Architecture Letters*, 17(2):139–142, July/December 2018. CODEN ????

ISSN 1556-6056 (print), 1556-6064 (electronic).

Ipek:2018:VWC

[ILXY18b]

Engin Ipek, Florian Longnos, Shihai Xiao, and Wei Yang. Vertical writes: Closing the throughput gap between deeply scaled STT-MRAM and DRAM. *IEEE Computer Architecture Letters*, 17(2):151–154, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

[Jac16a]

LOGG: Improving GPU efficiency with light-weight out-of-order execution. *IEEE Computer Architecture Letters*, 18(2):166–169, July 2019. ISSN 1556-6064.

Jacob:2016:PPT

Bruce Jacob. The 2 PetaFLOP, 3 petabyte, 9 TB/s, 90 kW cabinet: a system architecture for exascale and big data. *IEEE Computer Architecture Letters*, 15(2):125–128, July/December 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Ilic:2014:CAR

[IPS14]

Aleksandar Ilic, Frederico Pratas, and Leonel Sousa. Cache-aware roofline model: Upgrading the loft. *IEEE Computer Architecture Letters*, 13(1):21–24, January/June 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

[Jac16b]

Jacob:2016:CVC

Bruce Jacob. The case for VLIW-CMP as a building block for exascale. *IEEE Computer Architecture Letters*, 15(1):54–57, January/June 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Iliakis:2018:DMS

[IXS18]

Konstantinos Iliakis, Sotirios Xydis, and Dimitrios Soudris. Decoupled MapReduce for shared-memory multi-core architectures. *IEEE Computer Architecture Letters*, 17(2):143–146, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

[JAM17]

Judd:2017:SBS

Patrick Judd, Jorge Albericio, and Andreas Moshovos. Stripes: Bit-serial deep neural network computing. *IEEE Computer Architecture Letters*, 16(1):80–83, January/June 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Iliakis:2019:LIG

[IXS19]

Konstantinos Iliakis, Sotirios Xydis, and Dimitrios Soudris.

[JC17]

Jeon:2017:CCA

Dong-Ik Jeon and Ki-Seok Chung. CasHMC: a cycle-

- accurate simulator for hybrid memory cube. *IEEE Computer Architecture Letters*, 16(1):10–13, January/June 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [JJP⁺22]
- [JDK⁺02] Philo Juang, P. Diodato, S. Kaxiras, K. Skadron, Zhigang Hu, M. Martonosi, and D. W. Clark. Implementing decay techniques using 4T quasi-static memory cells. *IEEE Computer Architecture Letters*, 1(1):10, January 2002. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [JE22] Majid Jalili and Mattan Erez. Managing prefetchers with deep reinforcement learning. *IEEE Computer Architecture Letters*, 21(2):105–108, July/December 2022. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [JEAG⁺19] Hyeran Jeon, Hodjat Asghari Esfeden, Nael B. Abu-Ghazaleh, Daniel Wong, and Sindhuja Elango. Locality-aware GPU register file. *IEEE Computer Architecture Letters*, 18(2):153–156, July 2019. ISSN 1556-6064.
- [Jin:2022:MPC] Hoyong Jin, Donghun Jeong, Taewon Park, Jong Hwan Ko, and Junrae Kim. Multi-prediction compression: an efficient and scalable memory compression framework for GP-GPU. *IEEE Computer Architecture Letters*, 21(2):37–40, July/December 2022. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [JJK⁺21] Yongjoo Jang, Sejin Kim, Daehoon Kim, Sungjin Lee, and Jaeha Kung. Deep partitioned training from near-storage computing to DNN accelerators. *IEEE Computer Architecture Letters*, 20(1):70–73, January/June 2021. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [JLA16] Daejin Jung, Sheng Li, and Jung Ho Ahn. Large pages on steroids: Small ideas to accelerate big memory applications. *IEEE Computer Architecture Letters*, 15(2):101–104, July/December 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [JLP07] N. Enright Jerger, M. Lipasti, and L. Peh. Circuit-switched coherence. *IEEE Computer Architecture Letters*, 6(1):5–8,

January 2007. CODEN ????
ISSN 1556-6056 (print), 1556-6064 (electronic).

Jung:2018:PCU

[JLRA18]

Daejin Jung, Sunjung Lee, Wonjong Rhee, and Jung Ho Ahn. Partitioning compute units in CNN acceleration for statistical memory traffic shaping. *IEEE Computer Architecture Letters*, 17(1):72–75, January/June 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Joao:2007:DPI

[JMKP07]

J. A. Joao, O. Mutlu, H. Kim, and Y. N. Patt. Dynamic predication of indirect jumps. *IEEE Computer Architecture Letters*, 6(2):25–28, February 2007. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Joao:2008:DPI

[JMKP08]

J. A. Joao, O. Mutlu, H. Kim, and Y. N. Patt. Dynamic predication of indirect jumps. *IEEE Computer Architecture Letters*, 7(1):1–4, January 2008. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Joo:2013:HPS

[JP13]

Yongsoo Joo and Sangsoo Park. A hybrid PRAM and STT-RAM cache architecture for extending the lifetime of PRAM caches.

IEEE Computer Architecture Letters, 12(2):55–58, July/December 2013. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Jeon:2018:HMP

[JPC18]

Dong-Ik Jeon, Kyeong-Bin Park, and Ki-Seok Chung. HMC-MAC: Processing-in-memory architecture for multiply-accumulate operations with hybrid memory cube. *IEEE Computer Architecture Letters*, 17(1):5–8, January/June 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Jian:2013:HPE

[JSDK13]

Xun Jian, John Sartori, Henry Duwe, and Rakesh Kumar. High performance, energy efficient chipkill correct memory with multidimensional parity. *IEEE Computer Architecture Letters*, 12(2):39–42, July/December 2013. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Jahanshahi:2020:GNC

[JSLW20]

Ali Jahanshahi, Hadi Zamani Sabzi, Chester Lau, and Daniel Wong. GPU-NEST: Characterizing energy efficiency of multi-GPU inference servers. *IEEE Computer Architecture Letters*, 19(2):139–142, July/December 2020. ISSN 1556-6056 (print), 1556-6064 (electronic).

- [JTG23] **Jimenez:2023:LLC**
Daniel A. Jiménez, Elvira Teran, and Paul V. Gratz. Last-level cache insertion and promotion policy in the presence of aggressive prefetching. *IEEE Computer Architecture Letters*, 22(1):17–20, January/June 2023. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Jun17] **Jung:2017:NIP**
Myoungsoo Jung. NearZero: an integration of phase change memory with multi-core coprocessor. *IEEE Computer Architecture Letters*, 16(2):136–140, July/December 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [JZA⁺18] **Jung:2018:SMS**
Myoungsoo Jung, Jie Zhang, Ahmed Abulila, Miryeong Kwon, Narges Shahidi, John Shalf, Nam Sung Kim, and Mahmut Kandemir. SimpleSSD: Modeling solid state drives for holistic system simulation. *IEEE Computer Architecture Letters*, 17(1):37–41, January/June 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [KBD07] **Kim:2007:FBT**
J. Kim, J. Balfour, and W. J. Dally. Flattened butterfly topology for on-chip net-
- works. *IEEE Computer Architecture Letters*, 6(2):37–40, February 2007. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [KCB⁺20] **Kumar:2020:PSM**
Chanchal Kumar, Aayush Chaudhary, Shubham Bhawalkar, Utkarsh Mathur, Saransh Jain, Adith Vastrad, and Eric Rotenberg. Post-silicon microarchitecture. *IEEE Computer Architecture Letters*, 19(1):26–29, January/June 2020. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [KCP⁺19] **Kim:2019:IGM**
Jiho Kim, Jehée Cha, Jason Jong Kyu Park, Dong-suk Jeon, and Yongjun Park. Improving GPU multitasking efficiency using dynamic resource sharing. *IEEE Computer Architecture Letters*, 18(1):1–5, January/June 2019. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [KCPG18] **Kaliorakis:2018:SAM**
Manolis Kaliorakis, Athanasios Chatzidimitriou, George Papadimitriou, and Dimitris Gizopoulos. Statistical analysis of multicore CPUs operation in scaled voltage conditions. *IEEE Computer Architecture Letters*, 17(2):109–112, July/December 2018. CODEN ???? ISSN 1556-

- 6056 (print), 1556-6064 (electronic).
- [KDL23] **Khoram:2023:EEB**
Soroosh Khoram, Kyle Daruwalla, and Mikko Lipasti. Energy-efficient Bayesian inference using bitstream computing. *IEEE Computer Architecture Letters*, 22(1):37–40, January/June 2023. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [KDS22] **Kokkinis:2022:DOC**
Argyris Kokkinis, Dionysios Diamantopoulos, and Kostas Siozios. Dynamic optimization of on-chip memories for HLS targeting many-accelerator platforms. *IEEE Computer Architecture Letters*, 21(2):41–44, July/December 2022. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [KFJ+03] **Kumar:2003:PPR**
R. Kumar, K. Farkas, N. P. Jouppi, P. Ranganathan, and D. M. Tullsen. Processor power reduction via single-ISA heterogeneous multi-core architectures. *IEEE Computer Architecture Letters*, 2(1):2, January 2003. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [KG10] **Kim:2010:LUC**
Hyungjun Kim and Paul V. Gratz. Leveraging unused cache block words to reduce power in CMP interconnect. *IEEE Computer Architecture Letters*, 9(1):33–36, January/June 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [KH18] **Kondguli:2018:BUS**
Sushant Kondguli and Michael Huang. Bootstrapping: Using SMT hardware to improve single-thread performance. *IEEE Computer Architecture Letters*, 17(2):205–208, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [KHB+19] **Khan:2019:RCA**
Asif Ali Khan, Fazal Hameed, Robin Blasing, Stuart Parkin, and Jeronimo Castrillon. RT-Sim: a cycle-accurate simulator for racetrack memories. *IEEE Computer Architecture Letters*, 18(1):43–46, January/June 2019. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [KJK21] **Kim:2021:DSR**
Jiho Kim, Myoungsoo Jung, and John Kim. Decoupled SSD: Reducing data movement on NAND-based flash SSD. *IEEE Computer Architecture Letters*, 20(2):150–153, July/December 2021. ISSN 1556-6056 (print), 1556-6064 (electronic).

- [KJS⁺19] **Kim:2019:THA** S. Kim, H. Jung, W. Shin, H. Lee, and H. Lee. HAD-TWL: Hot address detection-based wear leveling for phase-change memory systems with low latency. *IEEE Computer Architecture Letters*, 18(2):107–110, July 2019. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [KK21] **Kasan:2021:CDB** Hans Kasan and John Kim. The case for dynamic bias in global adaptive routing. *IEEE Computer Architecture Letters*, 20(1):38–41, January/June 2021. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [KKH14] **Kim:2014:VPT** Daehoon Kim, Hwanju Kim, and Jaehyuk Huh. vCache: Providing a transparent view of the LLC in virtualized environments. *IEEE Computer Architecture Letters*, 13(2):109–112, July/December 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [KKJ⁺22] **Kim:2022:SSE** Sejin Kim, Jungwoo Kim, Yongjoo Jang, Jaeha Kung, and Sungjin Lee. SEMS: Scalable embedding memory system for accelerating embedding-based DNNs. *IEEE Computer Architecture Letters*, 21(2):157–160, July/December 2022. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [KKK13] **Kim:2013:CFC** Hanjoon Kim, Yonggon Kim, and John Kim. Clumsy flow control for high-throughput bufferless on-chip networks. *IEEE Computer Architecture Letters*, 12(2):47–50, July/December 2013. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [KKKH18] **Kim:2018:ZRV** Seikwon Kim, Wonsang Kwak, Changdae Kim, and Jaehyuk Huh. Zebra refresh: Value transformation for zero-aware DRAM refresh reduction. *IEEE Computer Architecture Letters*, 17(2):130–133, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [KKL⁺07] **Kodakara:2007:CRM** S. Kodakara, J. Kim, D. Lilja, D. Hawkins, W. Hsu, and P. Yew. CIM: a reliable metric for evaluating program phase classifications. *IEEE Computer Architecture Letters*, 6(1):9–12, January 2007. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

- [KKL⁺15] **Kim:2015:PEM** Seung Hun Kim, Dohoon Kim, Changmin Lee, Won Seob Jeong, Won Woo Ro, and Jean-Luc Gaudiot. A performance-energy model to evaluate single thread execution acceleration. *IEEE Computer Architecture Letters*, 14(2):99–102, July/December 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [KL02]
- [KKL20] **Kim:2020:TSA** Minsub Kim, Jaeha Kung, and Sungjin Lee. Towards scalable analytics with inference-enabled solid-state drives. *IEEE Computer Architecture Letters*, 19(1):13–17, January/June 2020. ISSN 1556-6056 (print), 1556-6064 (electronic). [KL18]
- [KKLL22] **Kim:2022:CSD** Minjae Kim, Bryan S. Kim, Eunji Lee, and Sungjin Lee. A case study of a DRAM-NVM hybrid memory allocator for key-value stores. *IEEE Computer Architecture Letters*, 21(2):81–84, July/December 2022. ISSN 1556-6056 (print), 1556-6064 (electronic). [KLCA21]
- [KKP⁺18] **Kim:2018:SPM** Jihun Kim, Joonsung Kim, Pyeongsu Park, Jong Kim, and Jangwoo Kim. SSD performance modeling using bottleneck analysis. *IEEE Computer Architecture Letters*, 17(1):80–83, January/June 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). **KleinOsowski:2002:MNS** A. J. KleinOsowski and D. J. Lilja. MinneSPEC: a new SPEC benchmark workload for simulation-based computer architecture research. *IEEE Computer Architecture Letters*, 1(1):7, January 2002. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). **Kim:2018:HBP** Chinam Kim and Hyukjun Lee. A high-bandwidth PCM-based memory system for highly available IP routing table lookup. *IEEE Computer Architecture Letters*, 17(2):246–249, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). **Kim:2021:RSD** Hweesoo Kim, Sunjung Lee, Jaewan Choi, and Jung Ho Ahn. Row-streaming dataflow using a chaining buffer and systolic array+ structure. *IEEE Computer Architecture Letters*, 20(1):34–37, January/June 2021. ISSN 1556-6056 (print), 1556-6064 (electronic).

- [KLKK14] **Kim:2014:SGA**
Youngsok Kim, Jaewon Lee, Donggyu Kim, and Jangwoo Kim. ScaleGPU: GPU architecture for memory-unaware GPU programming. *IEEE Computer Architecture Letters*, 13(2):101–104, July/December 2014. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [KMSD11] **Khan:2011:DDC**
Omer Khan, Mieszko Lis, Yildiz Sinangil, and Srinivas Devadas. DCC: a dependable cache coherence multicore architecture. *IEEE Computer Architecture Letters*, 10(1):12–15, January/June 2011. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [KLWJ21] **Kim:2021:ZCS**
Sunghwan Kim, Gysun Lee, Jiwon Woo, and Jinkyu Jeong. Zero-copying I/O stack for low-latency SSDs. *IEEE Computer Architecture Letters*, 20(1):50–53, January/June 2021. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [KLZ12] **Kong:2012:ASF**
Ji Kong, Peilin Liu, and Yu Zhang. Atomic streaming: a framework of on-chip data supply system for task-parallel MPSoCs. *IEEE Computer Architecture Letters*, 11(1):5–8, January/June 2012. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [KMJ18] **Kline:2018:CAR**
Donald Kline, Jr., Rami Melhem, and Alex K. Jones. Counter advance for reliable encryption in phase change memory. *IEEE Computer Architecture Letters*, 17(2):209–212, July/December 2018. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [KNE⁺14] **Kvatinsky:2014:MBM**
Shahar Kvatinsky, Yuval H. Nacson, Yoav Etsion, Eby G. Friedman, Avinoam Kolodny, and Uri C. Weiser. Memristor-based multithreading. *IEEE Computer Architecture Letters*, 13(1):41–44, January/June 2014. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [KNG⁺18] **Khatamifard:2018:MSD**
S. Karen Khatamifard, M. Hassan Najafi, Ali Ghoreyshi, Ulya R. Karpuzcu, and David J. Lilja. On memory system design for stochastic computing. *IEEE Computer Architecture Letters*, 17(2):117–121, July/December 2018. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).

- [KNGK15] **Kang:2015:SRT** Suk Chan Kang, Chrysostomos Nicopoulos, Ada Gavrilovska, and Jongman Kim. Subtleties of run-time virtual address stacks. *IEEE Computer Architecture Letters*, 14(2):152–155, July/December 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [KNQ15] **Kim:2015:ASM** Dae-Hyun Kim, Prashant J. Nair, and Moinuddin K. Qureshi. Architectural support for mitigating row hammering in DRAM memories. *IEEE Computer Architecture Letters*, 14(1):9–12, January/June 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [KP21] **Kalani:2021:ICB** Neelu Shivprakash Kalani and Biswabandan Panda. Instruction criticality based energy-efficient hardware data prefetching. *IEEE Computer Architecture Letters*, 20(2):146–149, July/December 2021. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [KPEC10] **Krimer:2010:SNT** Evgeni Krimer, Robert Pawlowski, Mattan Erez, and Patrick Chiang. Synctium: a near-threshold stream processor for energy-constrained parallel applications. *IEEE Computer Architecture Letters*, 9(1):21–24, January/June 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [KPKK20] **Kang:2020:NPP** Ki-Dong Kang, Gyeongseo Park, Nam Sung Kim, and Daehoon Kim. Network packet processing mode-aware power management for data center servers. *IEEE Computer Architecture Letters*, 19(1):1–4, January/June 2020. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [KPL+21] **Kim:2021:TTR** Byeongho Kim, Jaehyun Park, Eojin Lee, Minsoo Rhu, and Jung Ho Ahn. TRiM: Tensor reduction in memory. *IEEE Computer Architecture Letters*, 20(1):5–8, January/June 2021. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [KPPK21] **Kwon:2021:FQM** Hyoukjun Kwon, Michael Pellauer, Angshuman Parashar, and Tushar Krishna. Flexion: a quantitative metric for flexibility in DNN accelerators. *IEEE Computer Architecture Letters*, 20(1):1–4, January/June 2021. ISSN 1556-6056 (print), 1556-6064 (electronic).

- [KQD18] **Kulkarni:2018:LAI**
 Neeraj Kulkarni, Feng Qi, and Christina Delimitrou. Leveraging approximation to improve datacenter resource efficiency. *IEEE Computer Architecture Letters*, 17(2):171–174, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [KQGS16] **Kannan:2016:EAP**
 Sudarsun Kannan, Moinudin Qureshi, Ada Gavrilovska, and Karsten Schwan. Energy aware persistence: Reducing the energy overheads of persistent memory. *IEEE Computer Architecture Letters*, 15(2):89–92, July/December 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [KR18] **Kwon:2018:CMC**
 Youngeun Kwon and Minsoo Rhu. A case for memory-centric HPC system architecture for training deep neural networks. *IEEE Computer Architecture Letters*, 17(2):134–138, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [KRB⁺13] **Karsli:2013:EDT**
 I. Burak Karsli, Pedro Reviriego, M. Fatih Balli, Oğuz Ergin, and J. A. Maestro. Enhanced duplication: a technique to correct soft errors in narrow values. *IEEE Computer Architecture Letters*, 12(1):13–16, January/June 2013. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [KSB19] **Kumar:2019:HRA**
 Chanchal Kumar, Sidharth Singh, and Gregory T. Byrd. Hybrid remote access protocol. *IEEE Computer Architecture Letters*, 18(1):30–33, January/June 2019. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [KSO⁺16] **Kleanthous:2016:TML**
 Marios Kleanthous, Yiannakis Sazeides, Emre Ozer, Chrysostomos Nicopoulos, Panagiota Nikolaou, and Zacharias Hadjilambrou. Toward multi-layer holistic evaluation of system designs. *IEEE Computer Architecture Letters*, 15(1):58–61, January/June 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [KWB⁺20] **Krishnan:2020:SLV**
 Srivatsan Krishnan, Zishen Wan, Kshitij Bhardwaj, Paul Whatmough, Aleksandra Faust, Gu-Yeon Wei, David Brooks, and Vijay Janapa Reddi. The sky is not the limit: a visual performance model for cyber-physical co-design in autonomous machines. *IEEE Computer Architecture Letters*

- ters, 19(1):38–42, January/June 2020. ISSN 1556-6056 (print), 1556-6064 (electronic). [KYM16]
- [KWKK18] **Khatamifard:2018:NCC**
S. Karen Khatamifard, Longfei Wang, Selcuk Köse, and Ulya R. Karpuzcu. A new class of covert channels exploiting power management vulnerabilities. *IEEE Computer Architecture Letters*, 17(2):201–204, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [KYP21]
- [KWL13] **Kai:2013:GRP**
Yi Kai, Yi Wang, and Bin Liu. GreenRouter: Reducing power by innovating router’s architecture. *IEEE Computer Architecture Letters*, 12(2):51–54, July/December 2013. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [KZL18]
- [KWL⁺17] **Khan:2017:CMC**
Samira Khan, Chris Wilkerson, Donghyuk Lee, Alaa R. Alameldeen, and Onur Mutlu. A case for memory content-based detection and mitigation of data-dependent failures in DRAM. *IEEE Computer Architecture Letters*, 16(2):88–93, July/December 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [KZY⁺19]
- Kim:2016:RFE**
Yoongu Kim, Weikun Yang, and Onur Mutlu. Ramulator: a fast and extensible DRAM simulator. *IEEE Computer Architecture Letters*, 15(1):45–49, January/June 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Kumar:2021:DDS**
Pratik Kumar, Chavhan Sajeet Yashavant, and Biswabandan Panda. DAMARU: a denial-of-service attack on randomized last-level caches. *IEEE Computer Architecture Letters*, 20(2):138–141, July/December 2021. ISSN 1556-6056 (print), 1556-6064 (electronic).
- Khoram:2018:AAA**
Soroosh Khoram, Yue Zha, and Jing Li. An alternative analytical approach to associative processing. *IEEE Computer Architecture Letters*, 17(2):113–116, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Kommareddy:2019:CMS**
Vamsee Reddy Kommareddy, Baogang Zhang, Fan Yao, Rickard Ewetz, and Amro Awad. Are crossbar memories secure? New security vulnerabilities in crossbar memories. *IEEE Computer Ar-*

chitecture Letters, 18(2):174–177, July 2019. ISSN 1556-6064.

Li:2016:ICL

[LA16]

Dongdong Li and Tor M. Aamodt. Inter-core locality aware memory scheduling. *IEEE Computer Architecture Letters*, 15(1):25–28, January/June 2016. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).

Lavasani:2014:FBL

[LAC14]

Maysam Lavasani, Hari Angepat, and Derek Chiou. An FPGA-based in-line accelerator for Memcached. *IEEE Computer Architecture Letters*, 13(2):57–60, July/December 2014. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).

Lucas:2022:LHI

[LAM⁺22]

Benjamin J. Lucas, Ali Alwan, Marion Murzello, Yazheng Tu, Pengzhou He, Andrew J. Schwartz, David Guevara, Ujjwal Guin, Kyle Juretus, and Jiafeng Xie. Lightweight hardware implementation of binary ring-LWE PQC accelerator. *IEEE Computer Architecture Letters*, 21(1):17–20, January/June 2022. ISSN 1556-6056 (print), 1556-6064 (electronic).

Lenjani:2022:PAH

[LAS22]

Marzieh Lenjani, Alif Ahmed,

and Kevin Skadron. Pulley: an algorithm/hardware co-optimization for in-memory sorting. *IEEE Computer Architecture Letters*, 21(2):109–112, July/December 2022. ISSN 1556-6056 (print), 1556-6064 (electronic).

Lazarev:2020:DTE

[LAX⁺20]

Nikita Lazarev, Neil Adit, Shaojie Xiang, Zhiru Zhang, and Christina Delimitrou. Dagger: Towards efficient RPCs in cloud microservices with near-memory reconfigurable NICs. *IEEE Computer Architecture Letters*, 19(2):134–138, July/December 2020. ISSN 1556-6056 (print), 1556-6064 (electronic).

Leng:2019:ARA

[LBB⁺19]

J. Leng, A. Buyuktosunoglu, R. Bertran, P. Bose, and V. J. Reddi. Asymmetric resilience for accelerator-rich systems. *IEEE Computer Architecture Letters*, 18(1):83–86, January/June 2019. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).

Lai:2020:TDB

[LCHL20]

Bo-Cheng Lai, Chun-Yen Chen, Yi-Da Hsin, and Bo-Yen Lin. A two-directional BigData sorting architecture on FPGAs. *IEEE Computer Architecture Letters*, 19(1):72–75, January/June 2020.

ISSN 1556-6056 (print), 1556-6064 (electronic).

Li:2016:PHP

[LCW⁺16]

Minghua Li, Guancheng Chen, Qijun Wang, Yonghua Lin, Peter Hofstee, Per Stenstrom, and Dian Zhou. PA-Ter: a hardware prefetching automatic tuner on IBM POWER8 processor. *IEEE Computer Architecture Letters*, 15(1):37–40, January/June 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Lachtar:2020:CSA

[LEBM20]

Nada Lachtar, Abdulrahman Abu Elkhail, Anys Bacha, and Hafiz Malik. A cross-stack approach towards defending against cryptojacking. *IEEE Computer Architecture Letters*, 19(2):126–129, July/December 2020. ISSN 1556-6056 (print), 1556-6064 (electronic).

Li:2020:CDE

[LG20]

Congmiao Li and Jean-Luc Gaudiot. Challenges in detecting an evasive spectre. *IEEE Computer Architecture Letters*, 19(1):18–21, January/June 2020. ISSN 1556-6056 (print), 1556-6064 (electronic).

Lee:2017:FFE

[LGLK17]

Junghee Lee, Kalidas Ganesh, Hyuk-Jun Lee, and Youngjae Kim. FESSD: a fast en-

crypted SSD employing on-chip access-control memory. *IEEE Computer Architecture Letters*, 16(2):115–118, July/December 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Lee:2022:MES

[LHCK22]

Dusol Lee, Duwon Hong, Wonil Choi, and Jihong Kim. MQSim-E: an enterprise SSD simulator. *IEEE Computer Architecture Letters*, 21(1):13–16, January/June 2022. ISSN 1556-6056 (print), 1556-6064 (electronic).

Liu:2021:SMS

[LHE⁺21]

Wenjie Liu, Wim Heirman, Stijn Eyerman, Shoaib Akram, and Lieven Eeckhout. Scale-model simulation. *IEEE Computer Architecture Letters*, 20(2):175–178, July/December 2021. ISSN 1556-6056 (print), 1556-6064 (electronic).

Lee:2023:HHF

[LHPR23]

Seonho Lee, Ranggi Hwang, Jongse Park, and Minsoo Rhu. HAMMER: Hardware-friendly approximate computing for self-attention with mean-redistribution and linearization. *IEEE Computer Architecture Letters*, 22(1):13–16, January/June 2023. ISSN 1556-6056 (print), 1556-6064 (electronic).

- [LHWB10] Michael J. Lyons, Mark Hempstead, Gu-Yeon Wei, and David Brooks. The accelerator store framework for high-performance, low-power accelerator-based systems. *IEEE Computer Architecture Letters*, 9(2):53–56, July/December 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [LHZ19] He Liu, Jianhui Han, and Youhui Zhang. A unified framework for training, mapping and simulation of ReRAM-based convolutional neural network acceleration. *IEEE Computer Architecture Letters*, 18(1):63–66, January/June 2019. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [LJ04] Yue Luo and L. K. John. Efficiently evaluating speedup using sampled processor simulation. *IEEE Computer Architecture Letters*, 3(1):6, January 2004. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [LJ18] Qian Lou and Lei Jiang. BRAWL: a spintronics-based portable basecalling-in-memory architecture for nanopore genome sequencing. *IEEE Computer Architecture Letters*, 17(2):239–242, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [LJM⁺14] Qixiao Liu, Victor Jimenez, Miquel Moreto, Jaume Abella, Francisco J. Cazorla, and Matteo Valero. Per-task energy accounting in computing systems. *IEEE Computer Architecture Letters*, 13(2):85–88, July/December 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [LKA15] Sungjin Lee, Jihong Kim, and Arvind. Refactored design of I/O architecture for flash storage. *IEEE Computer Architecture Letters*, 14(1):70–74, January/June 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [LKK19] Seunghak Lee, Nam Sung Kim, and Daehoon Kim. Exploiting OS-level memory of-fining for DRAM power management. *IEEE Computer Architecture Letters*, 18(2):141–144, July 2019. ISSN 1556-6064.

- [LKKS15] **Lee:2015:SSI** Junghee Lee, Youngjae Kim, Jongman Kim, and Galen M. Shipman. Synchronous I/O scheduling of independent write caches for an array of SSDs. *IEEE Computer Architecture Letters*, 14(1):79–82, January/June 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [LKL⁺21] **Lee:2021:LPM** Hyeon Gyu Lee, Minwook Kim, Juwon Lee, Eunji Lee, Bryan S. Kim, Sungjin Lee, Yeseong Kim, Sang Lyul Min, and Jin-Soo Kim. Learned performance model for SSD. *IEEE Computer Architecture Letters*, 20(2):154–157, July/December 2021. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [LKR21] **Lee:2021:UIN** Yunjae Lee, Youngeun Kwon, and Minsoo Rhu. Understanding the implication of non-volatile memory for large-scale graph neural network training. *IEEE Computer Architecture Letters*, 20(2):118–121, July/December 2021. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [LLD⁺18] **Li:2018:BSB** Zhaoshi Li, Leibo Liu, Yangdong Deng, Shouyi Yin, and Shaojun Wei. Breaking the synchronization bottleneck with reconfigurable transactional execution. *IEEE Computer Architecture Letters*, 17(2):147–150, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [LLKS12] **Lakshminarayana:2012:DSP** Nagesh B. Lakshminarayana, Jaekyu Lee, Hyesoon Kim, and Jinwoo Shin. DRAM scheduling policy for GPGPU architectures based on a potential function. *IEEE Computer Architecture Letters*, 11(2):33–36, July/December 2012. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [LLLM06] **Lee:2006:ASC** Moon-Sang Lee, Sang-Kwon Lee, Joonwon Lee, and Seung-Ryoul Maeng. Adopting system call based address translation into user-level communication. *IEEE Computer Architecture Letters*, 5(1):26–29, January 2006. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [LLM⁺21] **Li:2021:RRA** Qian Li, Bin Li, Pietro Mercati, Ramesh Illikkal, Charlie Tai, Michael Kishinevsky, and Christos Kozyrakis. RAMBO: Resource allocation for microservices using Bayesian optimization. *IEEE Computer Architecture Letters*, 20(1):46–49, January/June 2021.

- ISSN 1556-6056 (print), 1556-6064 (electronic).
- [LLPC19] Ting-Ru Lin, Yunfan Li, Masoud Pedram, and Lizhong Chen. Design space exploration of memory controller placement in throughput processors with deep learning. *IEEE Computer Architecture Letters*, 18(1):51–54, January/June 2019. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [LLS⁺15] Longjun Liu, Chao Li, Hongbin Sun, Yang Hu, Jingmin Xin, Nanning Zheng, and Tao Li. Leveraging heterogeneous power for improving datacenter efficiency and resiliency. *IEEE Computer Architecture Letters*, 14(1):41–45, January/June 2015. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [LLSA18] Eojin Lee, Sukhan Lee, G. Edward Suh, and Jung Ho Ahn. TWiCe: Time window counter based row refresh to prevent row-hammering. *IEEE Computer Architecture Letters*, 17(1):96–99, January/June 2018. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [LMC⁺09] Carlos Luque, Miquel Moreto, Francisco J. Cazorla, Roberto Gioiosa, Alper Buyuktosunoglu, and Mateo Valero. CPU accounting in CMP processors. *IEEE Computer Architecture Letters*, 8(1):17–20, January/June 2009. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [LMJ12] Yong Li, Rami Melhem, and Alex K. Jones. Leveraging sharing in second level translation-lookaside buffers for chip multiprocessors. *IEEE Computer Architecture Letters*, 11(2):49–52, July/December 2012. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [LMK06] W. Li, S. Mohanty, and K. Kavi. A page-based hybrid (software–hardware) dynamic memory allocator. *IEEE Computer Architecture Letters*, 5(2):13, February 2006. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [LMT⁺09] Jacob Leverich, Matteo Monchiero, Vanish Talwar, Partha Ranganathan, and Christos Kozyrakis. Power management of datacenter workloads using per-core power gating. *IEEE*

- Computer Architecture Letters*, 8(2):48–51, July/December 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Lai:2016:QMD**
- [LPK16] Bo-Cheng Charles Lai, Luis Gar-
rido Platero, and Hsien-Kai Kuo. A quantitative method to data reuse patterns of SIMT applications. *IEEE Computer Architecture Letters*, 15(2):73–76, July/December 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Li:2019:PBP**
- [LSJ+19] Chen Li, Yifan Sun, Lingling Jin, Lingjie Xu, Zheng Cao, Pengfei Fan, David Kaeli, Sheng Ma, Yang Guo, and Jun Yang. Priority-based PCIe scheduling for multi-tenant multi-GPU systems. *IEEE Computer Architecture Letters*, 18(2):157–160, July 2019. ISSN 1556-6064.
- Lyons:2013:SFF**
- [LWB13] Michael Lyons, Gu-Yeon Wei, and David Brooks. Shrink-Fit: a framework for flexible accelerator sizing. *IEEE Computer Architecture Letters*, 12(1):17–20, January/June 2013. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Liu:2020:STA**
- [LWM20] Zhi-Gang Liu, Paul N. What-
mough, and Matthew Mat-
tina. Systolic tensor array: an efficient structured-sparse GEMM accelerator for mobile CNN inference. *IEEE Computer Architecture Letters*, 19(1):34–37, January/June 2020. ISSN 1556-6056 (print), 1556-6064 (electronic).
- Lee:2008:PDD**
- J. Lee and X. Xiao. A parallel deadlock detection algorithm with $O(1)$ overall runtime complexity. *IEEE Computer Architecture Letters*, 7(2):45–48, July 2008. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Liang:2016:CGR**
- [LYL+16] Shuang Liang, Shouyi Yin, Leibo Liu, Yike Guo, and Shaojun Wei. A coarse-grained reconfigurable architecture for compute-intensive MapReduce acceleration. *IEEE Computer Architecture Letters*, 15(2):69–72, July/December 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Li:2020:DCA**
- [LYR+20] Shang Li, Zhiyuan Yang, Dhira-
raj Reddy, Ankur Srivastava,
and Bruce Jacob. DRAM-
sim3: a cycle-accurate,
thermal-capable DRAM sim-
ulator. *IEEE Computer Ar-
chitecture Letters*, 19(2):106–
109, July/December 2020.

ISSN 1556-6056 (print), 1556-6064 (electronic).

Li:2021:HAG

[LYY⁺21]

Han Li, Mingyu Yan, Xiaocheng Yang, Lei Deng, Wenming Li, Xiaochun Ye, Dongrui Fan, and Yuan Xie. Hardware acceleration for GCNs via bidirectional fusion. *IEEE Computer Architecture Letters*, 20(1):66–4, January/June 2021. ISSN 1556-6056 (print), 1556-6064 (electronic).

Lee:2020:SFA

[LZL⁺20]

Joo Hwan Lee, Hui Zhang, Veronica Lagrange, Praveen Krishnamoorthy, Xiaodong Zhao, and Yang Seok Ki. SmartSSD: FPGA accelerated near-storage data analytics on SSD. *IEEE Computer Architecture Letters*, 19(2):110–113, July/December 2020. ISSN 1556-6056 (print), 1556-6064 (electronic).

Liao:2015:AWL

[LZLX15]

Jianwei Liao, Fengxiang Zhang, Li Li, and Guoqiang Xiao. Adaptive wear-leveling in flash-based memory. *IEEE Computer Architecture Letters*, 14(1):1–4, January/June 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Li:2008:TAN

[LZS⁺08]

Z. Li, C. Zhu, L. Shang, R. Dick, and Y. Sun.

Transaction-aware network-on-chip resource reservation. *IEEE Computer Architecture Letters*, 7(2):53–56, July 2008. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Marinakis:2019:PFI

[MA19]

Theodoros Marinakis and Iraklis Anagnostopoulos. Performance and fairness improvement on CMPs considering bandwidth and cache utilization. *IEEE Computer Architecture Letters*, 18(2):1–4, July 2019. ISSN 1556-6064.

Min:2018:SCD

[MAHK18]

Seungwon Min, Mohammad Alian, Wen-Mei Hwu, and Nam Sung Kim. Semi-coherent DMA: an alternative I/O coherency management for embedded systems. *IEEE Computer Architecture Letters*, 17(2):221–224, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Manohar:2015:CSD

[Man15]

Rajit Manohar. Comparing stochastic and deterministic computing. *IEEE Computer Architecture Letters*, 14(2):119–122, July/December 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

- [Mar13a] **Martinez:2013:MNE** J. Martinez. A message from the new Editor-in-Chief and introduction of new Associate editors. *IEEE Computer Architecture Letters*, 12(1):2–4, January/June 2013. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Mar13b] **Martinez:2013:E** J. F. Martinez. Editorial. *IEEE Computer Architecture Letters*, 12(2):37–38, July/December 2013. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [MAT17] **Mirhosseini:2017:SPB** Amirhossein Mirhosseini, Aditya Agrawal, and Josep Torrellas. Survive: Pointer-based in-DRAM incremental checkpointing for low-cost data persistence and rollback-recovery. *IEEE Computer Architecture Letters*, 16(2):153–157, July/December 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [MCKW10] **Manevich:2010:CAR** Ran Manevich, Israel Cidon, Avinoam Kolodny, and Isask'har Walter. Centralized adaptive routing for NoCs. *IEEE Computer Architecture Letters*, 9(2):57–60, July/December 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [MCM13] **Maddah:2013:DDS** Rakan Maddah, Sangyeun Cho, and Rami Melhem. Data dependent sparing to manage better-than-bad blocks. *IEEE Computer Architecture Letters*, 12(2):43–46, July/December 2013. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [MCRV07] **MoretoPlanas:2007:EDC** M. Moreto Planas, F. Cazorla, A. Ramirez, and M. Valero. Explaining dynamic cache partitioning speed ups. *IEEE Computer Architecture Letters*, 6(1):1–4, January 2007. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [MCY⁺12] **Meza:2012:EES** Justin Meza, Jichuan Chang, HanBin Yoon, Onur Mutlu, and Parthasarathy Ranganathan. Enabling efficient and scalable hybrid memories using fine-granularity DRAM cache management. *IEEE Computer Architecture Letters*, 11(2):61–64, July/December 2012. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [MDK⁺23] **Moon:2023:AAD** Yaebin Moon, Wanju Doh, Kwanhee Kyung, Eojin Lee, and Jung Ho Ahn. ADT: Aggressive demotion and promotion for tiered memory. *IEEE*

- Computer Architecture Letters*, 22(1):21–24, January/June 2023. ISSN 1556-6056 (print), 1556-6064 (electronic). [MGI14]
- [MDSG20] Tony Mason, Thaleia Dimitra Doudali, Margo Seltzer, and Ada Gavrilovska. Unexpected performance of Intel Optane DC persistent memory. *IEEE Computer Architecture Letters*, 19(1):55–58, January/June 2020. ISSN 1556-6056 (print), 1556-6064 (electronic). [MHAD15]
- [MGH⁺22] Rui Ma, Evangelos Georganas, Alexander Heinecke, Sergey Gribok, Andrew Boutros, and Eriko Nurvitadhi. FPGA-Based AI smart NICs for scalable distributed AI training systems. *IEEE Computer Architecture Letters*, 21(2):49–52, July/December 2022. ISSN 1556-6056 (print), 1556-6064 (electronic). [Mic13]
- [MGHP20] Reza Miroslou, Danlu Guo, Mohamed Hassan, and Rodolfo Pellizzoni. MCsim: an extensible DRAM memory controller simulator. *IEEE Computer Architecture Letters*, 19(2):105–109, July/December 2020. ISSN 1556-6056 (print), 1556-6064 (electronic). [Martinsen:2014:HTL]
- Jan Kasper Martinsen, Hakan Grahn, and Anders Isberg. Heuristics for thread-level speculation in Web applications. *IEEE Computer Architecture Letters*, 13(2):77–80, July/December 2014. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic). [Mohammadi:2015:DDB]
- Milad Mohammadi, Song Han, Tor M. Aamodt, and William J. Dally. On-demand dynamic branch prediction. *IEEE Computer Architecture Letters*, 14(1):50–53, January/June 2015. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic). [Michaud:2013:DMT]
- Pierre Michaud. Demystifying multicore throughput metrics. *IEEE Computer Architecture Letters*, 12(2):63–66, July/December 2013. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic). [Michaud:2020:ETT]
- Pierre Michaud. Exploiting thermal transients with deterministic turbo clock frequency. *IEEE Computer Architecture Letters*, 19(1):43–46, January/June 2020. ISSN 1556-6056 (print), 1556-6064 (electronic).

- [MJBD11] **Michelogiannakis:2011:PCE**
George Michelogiannakis, Nan Jiang, Daniel U. Becker, and William J. Dally. Packet chaining: Efficient single-cycle allocation for on-chip networks. *IEEE Computer Architecture Letters*, 10(2):33–36, July/December 2011. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [MLK15] **Manatunga:2015:HSS**
Dilan Manatunga, Joo Hwan Lee, and Hyesoon Kim. Hardware support for safe execution of native client applications. *IEEE Computer Architecture Letters*, 14(1):37–40, January/June 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [MKM17] **Marquez:2017:MCH**
David Gonzalez Marquez, Adrian Cristal Kestelman, and Esteban Mocoskos. Mth: Codesigned hardware/software support for fine grain threads. *IEEE Computer Architecture Letters*, 16(1):64–67, January/June 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [MLM⁺06] **Mallik:2006:UDF**
A. Mallik, B. Lin, G. Memik, P. Dinda, and R. P. Dick. User-driven frequency scaling. *IEEE Computer Architecture Letters*, 5(2):16, February 2006. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [MKSP05] **Mutlu:2005:RRP**
O. Mutlu, Hyesoon Kim, J. Stark, and Y. N. Patt. On reusing the results of pre-executed instructions in a runahead execution processor. *IEEE Computer Architecture Letters*, 4(1):2, January 2005. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [MLA⁺14] **Mahmoodi:2014:RCC**
Hamid Mahmoodi, Sridevi Srinivasan Lakshmi-
puram, Manish Arora, Yashar Asgari-
eh, Houman Homayoun, Bill Lin,
[MMAAK21] and Dean M. Tullsen. Resis-
tive computation: a critique. *IEEE Computer Architecture Letters*, 13(2):89–92, July/December 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [MMAAK21] **Munoz-Martinez:2021:SEC**
Francisco Muñoz-Martínez, José L. Abellán, Manuel E. Acacio, and Tushar Krishna.

- STONNE: Enabling cycle-level microarchitectural simulation for DNN inference accelerators. *IEEE Computer Architecture Letters*, 20(2):122–125, July/December 2021. ISSN 1556-6056 (print), 1556-6064 (electronic). [MNU+15]
- Martinez:2017:SII**
- [MMR17] Jorge A. Martínez, Juan Antonio Maestro, and Pedro Reviriego. A scheme to improve the intrinsic error detection of the instruction set architecture. *IEEE Computer Architecture Letters*, 16(2):103–106, July/December 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Morad:2014:GMO**
- [MMY+14] Amir Morad, Tomer Y. Morad, Leonid Yavits, Ran Ginosar, and Uri Weiser. Generalized MultiAmdahl: Optimization of heterogeneous multi-accelerator SoC. *IEEE Computer Architecture Letters*, 13(1):37–40, January/June 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [MPPS17]
- Mikhailenko:2020:ASA**
- [MNFI20] Darya Mikhailenko, Yujin Nakamoto, Ben Feinberg, and Engin Ipek. Adapting in situ accelerators for sparsity with granular matrix reordering. *IEEE Computer Architecture Letters*, 19(2):143–146, July/December 2020. ISSN 1556-6056 (print), 1556-6064 (electronic).
- Markovic:2015:TLS**
- Nikola Markovic, Daniel Nemirovsky, Osman Unsal, Mateo Valero, and Adrian Cristal. Thread lock section-aware scheduling on asymmetric single-ISA multi-core. *IEEE Computer Architecture Letters*, 14(2):160–163, July/December 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Min:2018:AAB**
- [MPA+18] Donghyun Min, Donggyu Park, Jinwoo Ahn, Ryan Walker, Junghee Lee, Sungyong Park, and Youngjae Kim. Amoeba: an autonomous backup and recovery SSD for ransomware attack defense. *IEEE Computer Architecture Letters*, 17(2):243–246, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Manivannan:2017:RAG**
- Madhavan Manivannan, Miquel Pericàs, Vassilis Papaefstathiou, and Per Stenström. Runtime-assisted global cache management for task-based parallel programs. *IEEE Computer Architecture Letters*, 16(2):145–148, July/December 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

- [MS16] **Maycock:2016:HES** Matthew Maycock and Simha Sethumadhavan. Hardware enforced statistical privacy. *IEEE Computer Architecture Letters*, 15(1):21–24, January/June 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [MTH11] **Mars:2011:HHW** Jason Mars, Lingjia Tang, and Robert Hundt. Heterogeneity in “homogeneous” warehouse-scale computers: a performance opportunity. *IEEE Computer Architecture Letters*, 10(2):29–32, July/December 2011. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [MSA19] **Matsuo:2019:IIF** Reoma Matsuo, Ryota Shioya, and Hideki Ando. Improving the instruction fetch throughput with dynamically configuring the fetch pipeline. *IEEE Computer Architecture Letters*, 18(2):170–173, July 2019. ISSN 1556-6064.
- [MTM18] **Mouris:2018:TSB** Dimitris Mouris, Nektarios Georgios Tsoutsos, and Michail Maniatakos. Terminator suite: Benchmarking privacy-preserving architectures. *IEEE Computer Architecture Letters*, 17(2):122–125, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [MSE⁺17] **Morad:2017:ORO** Tomer Y. Morad, Gil Shomron, Mattan Erez, Avinoam Kolodny, and Uri C. Weiser. Optimizing read-once data flow in big-data applications. *IEEE Computer Architecture Letters*, 16(1):68–71, January/June 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [MTT12] **Miller:2012:MEP** Timothy N. Miller, Renji Thomas, and Radu Teodorescu. Mitigating the effects of process variation in ultra-low voltage chip multiprocessors using dual supply voltages and half-speed units. *IEEE Computer Architecture Letters*, 11(2):45–48, July/December 2012. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [MSI18] **Mashimo:2018:VMS** Susumu Mashimo, Ryota Shioya, and Koji Inoue. VMOR: Microarchitectural support for operand access in an interpreter. *IEEE Computer Architecture Letters*, 17(2):217–220, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Mus09] **Musoll:2009:PVA** Enric Musoll. A process-variation aware technique for

- tile-based, massive multicore processors. *IEEE Computer Architecture Letters*, 8(2):52–55, July/December 2009. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic). [MXS19]
- [MV15] Sparsh Mittal and Jeffrey S. Vetter. AYUSH: a technique for extending lifetime of SRAM–NVM hybrid caches. *IEEE Computer Architecture Letters*, 14(2):115–118, July/December 2015. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic). [NAG17]
- [MVJ17] Sparsh Mittal, Jeffrey S. Vetter, and Lei Jiang. Addressing read-disturbance issue in STT–RAM by data compression and selective duplication. *IEEE Computer Architecture Letters*, 16(2):94–98, July/December 2017. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic). [NBH13]
- [MWK⁺06] T. Y. Morad, U. C. Weiser, A. Kolodny, M. Valero, and E. Ayguade. Performance, power efficiency and scalability of asymmetric cluster chip multiprocessors. *IEEE Computer Architecture Letters*, 5(1):14–17, January 2006. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic). [NFAE19]
- Masouros:2019:RRS**
D. Masouros, S. Xydis, and D. Soudris. Rusty: Runtime system predictability leveraging LSTM neural networks. *IEEE Computer Architecture Letters*, 18(2):103–106, July 2019. ISSN 1556-6056 (print), 1556-6064 (electronic).
- Naghibijouybari:2017:CCG**
Hoda Naghibijouybari and Nael Abu-Ghazaleh. Covert channels on GPGPUs. *IEEE Computer Architecture Letters*, 16(1):22–25, January/June 2017. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Nilakantan:2013:MES**
Siddharth Nilakantan, Steven Battle, and Mark Hempstead. Metrics for early-stage modeling of many-accelerator architectures. *IEEE Computer Architecture Letters*, 12(1):25–28, January/June 2013. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Naithani:2019:PRE**
Ajeya Naithani, Josue Feliu, Almutaz Adileh, and Lieven Eeckhout. Precise runahead execution. *IEEE Computer Architecture Letters*, 18(1):71–74, January/June 2019. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Mittal:2015:ATE**
- Mittal:2017:ARD**
- Morad:2006:PPE**

- [NGS15] **Nowatzki:2015:GBP**
 Tony Nowatzki, Venkatraman Govindaraju, and Karthikeyan Sankaralingam. A graph-based program representation for analyzing hardware specialization approaches. *IEEE Computer Architecture Letters*, 14(2):94–98, July/December 2015. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [NHKR19] **Nabavinejad:2019:CDP**
 Seyed Morteza Nabavinejad, Hassan Hafez-Kolahi, and Sherief Reda. Coordinated DVFS and precision control for deep neural networks. *IEEE Computer Architecture Letters*, 18(2):136–140, July 2019. ISSN 1556-6064.
- [NK22] **Nye:2022:SSS**
 Jared Nye and Omer Khan. SSE: Security service engines to accelerate enclave performance in secure multi-core processors. *IEEE Computer Architecture Letters*, 21(2):129–132, July/December 2022. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [NMS14] **Nandakumar:2014:OKS**
 Vivek S. Nandakumar and Małgorzata Marek-Sadowska. On optimal kernel size for integrated CPU–GPUs — a case study. *IEEE Computer Architecture Letters*, 13(2):81–84, July/December 2014.
- [NPS21] **Navarro:2021:HSS**
 Marta Navarro, Lucia Pons, and Julio Sahuquillo. HySched: a simple hyperthreading-aware thread to core allocation strategy. *IEEE Computer Architecture Letters*, 20(1):26–29, January/June 2021. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [NR21] **Nabavinejad:2021:BLB**
 Seyed Morteza Nabavinejad and Sherief Reda. BayesTuner: Leveraging Bayesian optimization for DNN inference configuration selection. *IEEE Computer Architecture Letters*, 20(2):166–170, July/December 2021. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [NS15] **Nathan:2015:AGC**
 Ralph Nathan and Daniel J. Sorin. Argus-G: Comprehensive, low-cost error detection for GPGPU cores. *IEEE Computer Architecture Letters*, 14(1):13–16, January/June 2015. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [NSC20] **Newton:2020:PGP**
 Newton, Virendra Singh, and Trevor E. Carlson. PIM-GraphSCC: PIM-based graph

- processing using graph's community structures. *IEEE Computer Architecture Letters*, 19(2):151–154, July/December 2020. ISSN 1556-6056 (print), 1556-6064 (electronic). [OKS+15]
- Nematollahi:2018:NSD**
- [NSF+18] Negin Nematollahi, Mohammad Sadrosadati, Hajar Falahati, Marzieh Barkhordar, and Hamid Sarbazi-Azad. Neda: Supporting direct inter-core neighbor data exchange in GPUs. *IEEE Computer Architecture Letters*, 17(2):225–229, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Omar:2018:MRI**
- [ODKK18] Hamza Omar, Halit Dogan, Brian Kahne, and Omer Khan. Multicore resource isolation for deterministic, resilient and secure concurrent execution of safety-critical applications. *IEEE Computer Architecture Letters*, 17(2):230–234, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [OSH16]
- Omori:2022:OSH**
- [OK22] Yu Omori and Keiji Kimura. Open-source hardware memory protection engine integrated with NVMM simulator. *IEEE Computer Architecture Letters*, 21(2):77–80, July/December 2022. ISSN 1556-6056 (print), 1556-6064 (electronic). [OKS+15]
- O:2015:CCI**
- Seongil O, Sanghyuk Kwon, Young Hoon Son, Yujin Park, and Jung Ho Ahn. CIDR: a cache inspired area-efficient DRAM resilience architecture against permanent faults. *IEEE Computer Architecture Letters*, 14(1):17–20, January/June 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Ottoni:2006:SPC**
- [ORS+06] G. Ottoni, R. Rangan, A. Stoler, M. J. Bridges, and D. I. August. From sequential programs to concurrent threads. *IEEE Computer Architecture Letters*, 5(1):6–9, January 2006. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Olson:2016:SIT**
- Lena E. Olson, Simha Sethumadhavan, and Mark D. Hill. Security implications of third-party accelerators. *IEEE Computer Architecture Letters*, 15(1):50–53, January/June 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Panda:2016:EPP**
- [PB16] Biswabandan Panda and Shankar Balachandran. Expert prefetch prediction: an

- expert predicting the usefulness of hardware prefetchers. *IEEE Computer Architecture Letters*, 15(1):13–16, January/June 2016. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic). [PGC22]
- [PBO⁺15] Gennady Pekhimenko, Evgeny Bolotin, Mike O’Connor, Onur Mutlu, Todd C. Mowry, and Stephen W. Keckler. Toggle-aware compression for GPUs. *IEEE Computer Architecture Letters*, 14(2):164–168, July/December 2015. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic). [PGJ12]
- [Pu:2016:NIP] Libei Pu, Kshitij Doshi, Ellis Giles, and Peter Varman. Non-intrusive persistence with a backend NVM controller. *IEEE Computer Architecture Letters*, 15(1):29–32, January/June 2016. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic). [PHBC18]
- [PDGV16] Libei Pu, Kshitij Doshi, Ellis Giles, and Peter Varman. Non-intrusive persistence with a backend NVM controller. *IEEE Computer Architecture Letters*, 15(1):29–32, January/June 2016. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic). [PHBC18]
- [Per21] Arthur Perais. A case for speculative strength reduction. *IEEE Computer Architecture Letters*, 20(1):22–25, January/June 2021. ISSN 1556-6056 (print), 1556-6064 (electronic). [PHO⁺15]
- [Piccolboni:2022:ASS] Luca Piccolboni, Davide Giri, and Luca P. Carloni. Accelerators & security: The socket approach. *IEEE Computer Architecture Letters*, 21(2):65–68, July/December 2022. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Panda:2012:BFB] Reena Panda, Paul V. Gratz, and Daniel A. Jiménez. B-Fetch: Branch prediction directed prefetching for in-order processors. *IEEE Computer Architecture Letters*, 11(2):41–44, July/December 2012. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Pham:2018:TSM] Binh Pham, Derek Hower, Abhishek Bhattacharjee, and Trey Cain. TLB shoot-down mitigation for low-power many-core servers with L1 virtual caches. *IEEE Computer Architecture Letters*, 17(1):17–20, January/June 2018. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Power:2015:GGH] Jason Power, Joel Hestness, Marc S. Orr, Mark D. Hill, and David A. Wood. gem5-gpu: a heterogeneous CPU–GPU simulator. *IEEE Computer Architecture Letters*,

- 14(1):34–36, January/June 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [PJ22] **Park:2022:SML**
Jongwon Park and Jinkyu Jeong. Speculative multi-level access in LSM tree-based KV store. *IEEE Computer Architecture Letters*, 21(2):145–148, July/December 2022. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [PKKK23] **Park:2023:CEE**
Gyeongseo Park, Ki-Dong Kang, Minho Kim, and Dae-hoon Kim. CoreNap: Energy efficient core allocation for latency-critical workloads. *IEEE Computer Architecture Letters*, 22(1):1–4, January/June 2023. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [PL10] **Patil:2010:URT**
Shruti Patil and David J. Lilja. Using resampling techniques to compute confidence intervals for the harmonic mean of rate-based performance metrics. *IEEE Computer Architecture Letters*, 9(1):1–4, January/June 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [PL15] **Poluri:2015:SET**
Pavan Poluri and Ahmed Louri. A soft error tolerant network-on-chip router pipeline for multi-core systems. *IEEE Computer Architecture Letters*, 14(2):107–110, July/December 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [PLL08] **Pao:2008:PAM**
D. Pao, W. Lin, and B. Liu. Pipelined architecture for multi-string matching. *IEEE Computer Architecture Letters*, 7(2):33–36, July 2008. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [PP12] **Piscitelli:2012:HLP**
Roberta Piscitelli and Andy D. Pimentel. A high-level power model for MPSoC on FPGA. *IEEE Computer Architecture Letters*, 11(1):13–16, January/June 2012. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [PPG11] **Prieto:2011:MCM**
Pablo Prieto, Valentin Puente, and Jose-Angel Gregorio. Multilevel cache modeling for chip-multiprocessor systems. *IEEE Computer Architecture Letters*, 10(2):49–52, July/December 2011. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [PPG⁺17] **Pinto:2017:TTA**
Sandro Pinto, Jorge Pereira, Tiago Gomes, Mongkol Ek-

- panyapong, and Adriano Tavares. Towards a TrustZone-**assisted** hypervisor for real-time embedded systems. *IEEE Computer Architecture Letters*, 16(2):158–161, July/December 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [RAD+23]
- Perais:2017:SFM**
- [PS17] Arthur Perais and Andre Seznec. Storage-free memory dependency prediction. *IEEE Computer Architecture Letters*, 16(2):149–152, July/December 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [RADZ19]
- Price:2006:CCT**
- [PV06] G. Price and M. Vachharajani. A case for compressing traces with BDDs. *IEEE Computer Architecture Letters*, 5(2):18, February 2006. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Poremba:2015:NUF**
- [PZX15] Matthew Poremba, Tao Zhang, and Yuan Xie. Nvmain 2.0: a user-friendly memory simulator to model (non-) volatile memory systems. *IEEE Computer Architecture Letters*, 14(2):140–143, July/December 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [RB14]
- Ringlein:2023:ACD**
- Burkhard Ringlein, Francois Abel, Dionysios Diamantopoulos, Beat Weiss, Christoph Hagleitner, and Dietmar Fey. Advancing compilation of DNNs for FPGAs using operation set architectures. *IEEE Computer Architecture Letters*, 22(1):9–12, January/June 2023. ISSN 1556-6056 (print), 1556-6064 (electronic).
- Rao:2019:ATC**
- J. Rao, T. Ao, K. Dai, and X. Zou. ARCE: Towards code pointer integrity on embedded processors using architecture-assisted run-time metadata management. *IEEE Computer Architecture Letters*, 18(2):115–118, July 2019. ISSN 1556-6056 (print), 1556-6064 (electronic).
- Ranganath:2019:SCC**
- [RASW19] Kiran Ranganath, AmirAli Abdolrashidi, Shuaiwen Leon Song, and Daniel Wong. Speeding up collective communications through inter-GPU re-routing. *IEEE Computer Architecture Letters*, 18(2):128–131, July 2019. ISSN 1556-6064.
- Rotem:2014:BUI**
- Nadav Rotem and Yosi Ben Asher. Block unification IF-conversion for high performance architectures. *IEEE*

Computer Architecture Letters, 13(1):17–20, January/June 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Rosenfeld:2011:DCA

- [RCBJ11] Paul Rosenfeld, Elliott Cooper-Balis, and Bruce Jacob. [RK22] DRAMSim2: a cycle accurate memory system simulator. *IEEE Computer Architecture Letters*, 10(1):16–19, January/June 2011. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Resch:2021:CPC

- [RCK21] Salonik Resch, Husrev Cilasan, and Ulya R. Karpuzcu. [RL08] Cryogenic PIM: Challenges opportunities. *IEEE Computer Architecture Letters*, 20(1):74–77, January/June 2021. ISSN 1556-6056 (print), 1556-6064 (electronic).

Rodopoulos:2015:TPV

- [RCS15] Dimitrios Rodopoulos, Francky Catthoor, and Dimitrios Soudris. [RL09] Tackling performance variability due to RAS mechanisms with PID-controlled DVFS. *IEEE Computer Architecture Letters*, 14(2):156–159, July/December 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Ros:2020:EIP

- [RJ20] Alberto Ros and Alexandra Jimborean. The entan-

gling instruction prefetcher. *IEEE Computer Architecture Letters*, 19(2):84–87, July/December 2020. ISSN 1556-6056 (print), 1556-6064 (electronic).

Resch:2022:VSQ

Salonik Resch and Ulya Karpuzcu. On variable strength quantum ECC. *IEEE Computer Architecture Letters*, 21(2):93–96, July/December 2022. ISSN 1556-6056 (print), 1556-6064 (electronic).

Ramanujam:2008:RPM

R. Sunkam Ramanujam and B. Lin. Randomized partially-minimal routing on three-dimensional mesh networks. *IEEE Computer Architecture Letters*, 7(2):37–40, July 2008. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Ramanujam:2009:WRR

Rohit Sunkam Ramanujam and Bill Lin. Weighted random routing on torus networks. *IEEE Computer Architecture Letters*, 8(1):1–4, January/June 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Ravi:2017:TSM

Gokul Subramanian Ravi and Mikko Lipasti. Timing speculation in multi-cycle data

- paths. *IEEE Computer Architecture Letters*, 16(1):84–87, January/June 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Rot08]
- [RM18] Joydeep Rakshit and Kartik Mohanram. LEO: Low overhead encryption ORAM for non-volatile memories. *IEEE Computer Architecture Letters*, 17(2):100–104, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [RSO21]
- [RMA⁺20] Seyyed Hossein SeyyedAghaei Rezaei, Mehdi Modarressi, Rachata Ausavarungnirun, Mohammad Sadrosadati, Onur Mutlu, and Masoud Danesh-talab. NoM: Network-on-memory for inter-bank data transfer in highly-banked memories. *IEEE Computer Architecture Letters*, 19(1):80–83, January/June 2020. ISSN 1556-6056 (print), 1556-6064 (electronic). [RSRT19]
- [RMMLK16] Seyyed Hossein Seyyedaghaei Rezaei, Abbas Mazloumi, Mehdi Modarressi, and Pejman Lotfi-Kamran. Dynamic resource sharing for high-performance 3-D networks-on-chip. *IEEE Computer Architecture Letters*, 15(1):5–8, January/June 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [RTKQ21]
- [Roth:2008:PRR] A. Roth. Physical register reference counting. *IEEE Computer Architecture Letters*, 7(1):9–12, January 2008. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Rucker:2021:CTB] Alexander Rucker, Muhammad Shahbaz, and Kunle Olukotun. Chopping off the tail: Bounded non-determinism for real-time accelerators. *IEEE Computer Architecture Letters*, 20(2):110–113, July/December 2021. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Rogers:2019:SLB] Samuel Rogers, Joshua Slycord, Ronak Raheja, and Hamed Tabkhi. Scalable LLVM-based accelerator modeling in gem5. *IEEE Computer Architecture Letters*, 18(1):18–21, January/June 2019. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Resch:2021:DLQ] Salonik Resch, Swamit Tannu, Ulya R. Karpuzcu, and Moinuddin Qureshi. A day in the life of a quantum error. *IEEE Computer Architecture Letters*, 20(1):13–16,

- January/June 2021. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [RYSN04] **Robotmili:2004:TSI**
B. Robotmili, N. Yazdani, S. Sardashti, and M. Nourani. Thread-sensitive instruction issue for SMT processors. *IEEE Computer Architecture Letters*, 3(1):5, January 2004. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [RZ06] **Riley:2006:PCU**
N. Riley and C. Zilles. Probabilistic counter updates for predictor hysteresis and bias. *IEEE Computer Architecture Letters*, 5(1):18–21, January 2006. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [SAA+23] **Sim:2023:CCM**
Joonseop Sim, Soohong Ahn, Taeyoung Ahn, Seungyong Lee, Myunghyun Rhee, Jooyoung Kim, Kwangsik Shin, Donguk Moon, Euseok Kim, and Kyoung Park. Computational CXL-Memory solution for accelerating memory-intensive applications. *IEEE Computer Architecture Letters*, 22(1):5–8, January/June 2023. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [SB18] **Shwartz:2018:DMI**
Ofir Shwartz and Yitzhak Birk. Distributed memory integrity trees. *IEEE Computer Architecture Letters*, 17(2):159–162, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [SBQB21] **Shoghi:2021:SSQ**
Nima Shoghi, Andrei Bersatti, Moinuddin Qureshi, and Hye-soon Kim. SmaQ: Smart quantization for DNN training by exploiting value clustering. *IEEE Computer Architecture Letters*, 20(2):126–129, July/December 2021. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [SBVB17] **Sasaki:2017:MPC**
Hiroshi Sasaki, Alper Buyuktosunoglu, Augusto Vega, and Pradip Bose. Mitigating power contention: a scheduling based approach. *IEEE Computer Architecture Letters*, 16(1):60–63, January/June 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [SCB+20] **Sutradhar:2020:PPP**
Purab Ranjan Sutradhar, Mark Connolly, Sathwika Bavikadi, Sai Manoj Pudukotai Dinakarrao, Mark A. Indovina, and Amlan Ganguly. pPIM: a programmable processor-in-memory architecture with precision-scaling for deep learning. *IEEE Computer Architecture Letters*, 19(2):118–121, July/December

2020. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [SCF04] **Stine:2004:CAR**
J. M. Stine, N. P. Carter, and J. Flich. Comparing adaptive routing and dynamic voltage scaling for link power reduction. *IEEE Computer Architecture Letters*, 3(1):4, January 2004. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [SCL06] **Srinivasan:2006:PMU**
R. Srinivasan, J. Cook, and O. Lubeck. Performance modeling using Monte Carlo simulation. *IEEE Computer Architecture Letters*, 5(1):38–41, January 2006. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [SCL13] **Sun:2013:NWC**
Guang Sun, Chia-Wei Chang, and Bill Lin. A new worst-case throughput bound for oblivious routing in odd radix mesh network. *IEEE Computer Architecture Letters*, 12(1):9–12, January/June 2013. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [SCR⁺17] **Son:2017:SAS**
Young Hoon Son, Hyunyon Cho, Yuhwan Ro, Jae W. Lee, and Jung Ho Ahn. SALAD: Achieving symmetric access latency with asymmetric DRAM architecture. *IEEE Computer Architecture Letters*, 16(1):76–79, January/June 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [SD02] **Shaw:2002:MSC**
K. A. Shaw and W. J. Dally. Migration in single chip multiprocessors. *IEEE Computer Architecture Letters*, 1(1):12, January 2002. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [SD04] **Singh:2004:BDB**
A. Singh and W. J. Dally. Buffer and delay bounds in high radix interconnection networks. *IEEE Computer Architecture Letters*, 3(1):8, January 2004. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [SDTG04] **Singh:2004:GAL**
A. Singh, W. J. Dally, B. Towles, and A. K. Gupta. Globally adaptive load-balanced routing on tori. *IEEE Computer Architecture Letters*, 3(1):2, January 2004. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Sez10] **Seznec:2010:PCM**
Andre Seznec. A phase change memory as a secure main memory. *IEEE Computer Architecture Letters*, 9(1):5–8, January/June 2010.

CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Sendag:2003:ACE

[SfCL03]

R. Sendag, Peng fei Chuang, and D. J. Lilja. Address correlation: Exceeding the limits of locality. *IEEE Computer Architecture Letters*, 2(1):3, January 2003. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Stow:2019:PPM

[SFFG⁺19]

Dylan Stow, Amin Farmahini-Farahani, Sudhanva Gurusurthi, Michael Ignatowski, and Yuan Xie. Power profiling of modern die-stacked memory. *IEEE Computer Architecture Letters*, 18(2):132–135, July 2019. ISSN 1556-6064.

Sankar:2014:SFL

[SG14]

Sriram Sankar and Sudhanva Gurusurthi. Soft failures in large datacenters. *IEEE Computer Architecture Letters*, 13(2):105–108, July/December 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

SanMiguel:2018:EMA

[SGBE18]

Joshua San Miguel, Karthik Ganesan, Mario Badr, and Natalie Enright Jerger. The EH model: Analytical exploration of energy-harvesting architectures. *IEEE Computer Architecture Letters*,

17(1):76–79, January/June 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Seshadri:2015:FBB

[SHB⁺15]

Vivek Seshadri, Kevin Hsieh, Amirali Boroum, Donghyuk Lee, Michael A. Kozuch, Onur Mutlu, Phillip B. Gibbons, and Todd C. Mowry. Fast bulk bitwise AND and OR in DRAM. *IEEE Computer Architecture Letters*, 14(2):127–131, July/December 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Su:2021:EPA

[SHJW21]

Jiya Su, Linfeng He, Peng Jiang, and Rujia Wang. Exploring PIM architecture for high-performance graph pattern mining. *IEEE Computer Architecture Letters*, 20(2):114–117, July/December 2021. ISSN 1556-6056 (print), 1556-6064 (electronic).

Shi:2015:CLM

[SHK15]

Qingchuan Shi, Henry Hoffmann, and Omer Khan. A cross-layer multicore architecture to tradeoff program accuracy and resilience overheads. *IEEE Computer Architecture Letters*, 14(2):85–89, July/December 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

- [SHW19] **Shomron:2019:SSS**
G. Shomron, T. Horowitz, and U. Weiser. SMT-SA: Simultaneous multithreading in systolic arrays. *IEEE Computer Architecture Letters*, 18(2):99–102, July 2019. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [SJ22] **Salvesen:2022:LAR**
Peter Salvesen and Magnus Jahre. LMT: Accurate and resource-scalable slowdown prediction. *IEEE Computer Architecture Letters*, 21(2):97–100, July/December 2022. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [SJA⁺17] **Song:2017:EPU**
Wonjun Song, Hyung-Joon Jung, Jung Ho Ahn, Jae W. Lee, and John Kim. Evaluation of performance unfairness in NUMA system architecture. *IEEE Computer Architecture Letters*, 16(1):26–29, January/June 2017. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [SJM02] **Sohn:2002:RRE**
YoungChul Sohn, NaiHoon Jung, and Seungryoul Maeng. Request reordering to enhance the performance of strict consistency models. *IEEE Computer Architecture Letters*, 1(1):11, January 2002. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [SJM17] **Seyedzadeh:2017:CBT**
Seyed Mohammad Seyedzadeh, Alex K. Jones, and Rami Melhem. Counter-based tree structure for row hammering mitigation in DRAM. *IEEE Computer Architecture Letters*, 16(1):18–21, January/June 2017. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [SK21] **Shan:2021:ACP**
Mohsin Shan and Omer Khan. Accelerating concurrent priority scheduling using adaptive in-hardware task distribution in multi-cores. *IEEE Computer Architecture Letters*, 20(1):17–21, January/June 2021. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ska09a] **Skadron:2009:LE**
K. Skadron. Letter from the Editor. *IEEE Computer Architecture Letters*, 8(2):39, July/December 2009. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ska09b] **Skadron:2009:U**
Kevin Skadron. Untitled. *IEEE Computer Architecture Letters*, 8(2):39, July/December 2009. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic).

- [Ska10a] **Skadron:2010:ELE**
K. Skadron. Editorial: Letter from the Editor-in-Chief. *IEEE Computer Architecture Letters*, 9(2):37–44, July/December 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ska10b] **Skadron:2010:U**
Kevin Skadron. Untitled. *IEEE Computer Architecture Letters*, 9(2):37–44, July/December 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ska11a] **Skadron:2011:ELE**
K. Skadron. Editorial: Letter from the Editor-in-Chief. *IEEE Computer Architecture Letters*, 10(1):1–3, January/June 2011. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ska11b] **Skadron:2011:U**
Kevin Skadron. Untitled. *IEEE Computer Architecture Letters*, 10(1):1–3, January/June 2011. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ska13] **Skadron:2013:INE**
Kevin Skadron. Introducing the new Editor-in-Chief of the *IEEE Computer Architecture Letters*. *IEEE Computer Architecture Letters*, 12(1):1, January/June 2013. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [SKA+20] **Sartor:2020:HHL**
Anderson L. Sartor, Anish Krishnakumar, Samet E. Arda, Umit Y. Ogras, and Radu Marculescu. HiLITE: Hierarchical and lightweight imitation learning for power management of embedded SoCs. *IEEE Computer Architecture Letters*, 19(1):63–67, January/June 2020. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [SKD09] **Sudarsanam:2009:PPD**
Arvind Sudarsanam, Ramachandra Kallam, and Aravind Dasu. PRR–PRR dynamic relocation. *IEEE Computer Architecture Letters*, 8(2):44–47, July/December 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [SKK22] **Shin:2022:OOS**
Gyeongcheol Shin, Junsoo Kim, and Joo-Young Kim. OpenMDS: an open-source shell generation framework for high-performance design on Xilinx multi-die FPGAs. *IEEE Computer Architecture Letters*, 21(2):101–104, July/December 2022. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [SKS+15] **Seongil:2015:CCI**
O. Seongil, Sanghyuk Kwon, Young Hoon Son, Yujin Park, and Jung Ho Ahn. CIDR:

- a cache inspired area-efficient DRAM resilience architecture against permanent faults. *IEEE Computer Architecture Letters*, 14(1):17–20, January/June 2015. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic). [SM18]
- [SKTC05] Y. Sazeides, R. Kumar, D. M. Tullsen, and T. Constantinou. The danger of interval-based power efficiency metrics: When worst is best. *IEEE Computer Architecture Letters*, 4(1):1, January 2005. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [SLC03] K.-H. Sihn, Joonwon Lee, and Jung-Wan Cho. A speculative coherence scheme using decoupling synchronization for multiprocessor systems. *IEEE Computer Architecture Letters*, 2(1):1, January 2003. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic). [SMY15]
- [SLKD14] Keun Sup Shim, Mieszko Lis, Omer Khan, and Srinivas Devadas. Thread migration prediction for distributed shared caches. *IEEE Computer Architecture Letters*, 13(1):53–56, January/June 2014. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic). [SMZ18]
- [Swami:2018:AAS] Shivam Swami and Kartik Mohanram. ARSENAL: Architecture for secure non-volatile memories. *IEEE Computer Architecture Letters*, 17(2):192–196, July/December 2018. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Seo:2015:DDF] Bon-Keun Seo, Seungryoung Maeng, Joonwon Lee, and Euiseong Seo. DRACO: a deduplicating FTL for tangible extra capacity. *IEEE Computer Architecture Letters*, 14(2):123–126, July/December 2015. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Song:2015:ARL] William Song, Saibal Mukhopadhyay, and Sudhakar Yalamanchili. Architectural reliability: Lifetime reliability characterization and management of many-core processors. *IEEE Computer Architecture Letters*, 14(2):103–106, July/December 2015. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Scionti:2018:EMM] Alberto Scionti, Somnath Mazumdar, and Stephane

- Zuckerman. Enabling massive multi-threading with fast hashing. *IEEE Computer Architecture Letters*, 17(1):1–4, January/June 2018. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic). [SRH20]
- [SPAP10] Hari Subramoni, Fabrizio Petrini, Virat Agarwal, and Davide Pasetto. Intra-socket and inter-socket communication in multi-core systems. *IEEE Computer Architecture Letters*, 9(1):13–16, January/June 2010. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic). [SRLM20]
- [SPHS22] Yongwon Shin, Juseong Park, Jeongmin Hong, and Hyojin Sung. Runtime support for accelerating CNN models on digital DRAM processing-in-memory hardware. *IEEE Computer Architecture Letters*, 21(2):33–36, July/December 2022. ISSN 1556-6056 (print), 1556-6064 (electronic). [SRLP09]
- [SPJ02] Li Shang, L. Peh, and N. K. Jha. Power-efficient interconnection networks: Dynamic voltage scaling with links. *IEEE Computer Architecture Letters*, 1(1):6, January 2002. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic). [SRS11]
- [Sharifi:2020:AAC] Ferdous Sharifi, Nezam Roubhani, and Shaahin Hessabi. Aging-aware context switching in multicore processors based on workload classification. *IEEE Computer Architecture Letters*, 19(2):159–162, July/December 2020. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Singh:2020:VLB] Rahul Singh, Gokul Subramanian Ravi, Mikko Lipasti, and Joshua San Miguel. Value locality based approximation with ODIN. *IEEE Computer Architecture Letters*, 19(2):88–91, July/December 2020. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Soteriou:2009:HTD] Vassos Soteriou, Rohit Sunkam Ramanujam, Bill Lin, and Li-Shiuan Peh. A high-throughput distributed shared-buffer NoC router. *IEEE Computer Architecture Letters*, 8(1):21–24, January/June 2009. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Siozios:2011:SRT] Kostas Siozios, Dimitrios Rodopoulos, and Dimitrios Soudris. On supporting rapid thermal analysis. *IEEE Computer Architecture Letters*, 10(2):53–56, July/December

2011. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Sadredini:2020:ESP

[SRS20] Elaheh Sadredini, Reza Rahimi, and Kevin Skadron. Enabling in-SRAM pattern processing with low-overhead reporting architecture. *IEEE Computer Architecture Letters*, 19(2):167–170, July/December 2020. ISSN 1556-6056 (print), 1556-6064 (electronic).

[SSSM18]

Sethumadhavan:2012:CHD

[SRT12] Simha Sethumadhavan, Ryan Roberts, and Yannis Tsiividis. A case for hybrid discrete-continuous architectures. *IEEE Computer Architecture Letters*, 11(1):1–4, January/June 2012. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

[SSTS17]

Sadredini:2019:SEM

[SRV⁺19] E. Sadredini, R. Rahimi, V. Verma, M. Stan, and K. Skadron. A scalable and efficient in-memory interconnect architecture for automata processing. *IEEE Computer Architecture Letters*, 18(2):87–90, July 2019. ISSN 1556-6056 (print), 1556-6064 (electronic).

[SSVS21]

Shah:2021:TDS

[SSS⁺21] Parth Shah, Ranjal Gautham Shenoy, Vaidyanathan Srinivasan, Pradip Bose, and

Alper Buyuktosunoglu. TokenSmart: Distributed, scalable power management in the many-core era. *IEEE Computer Architecture Letters*, 20(1):42–45, January/June 2021. ISSN 1556-6056 (print), 1556-6064 (electronic).

Sahoo:2018:RRD

Debiprasanna Sahoo, Swaraj Sha, Manoranjan Satpathy, and Madhu Mutyam. ReDRAM: a reconfigurable DRAM cache for GPGPUs. *IEEE Computer Architecture Letters*, 17(2):213–216, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Sasaki:2017:HTP

Hiroshi Sasaki, Fang-Hsiang Su, Teruo Tanimoto, and Simha Sethumadhavan. Heavy tails in program structure. *IEEE Computer Architecture Letters*, 16(1):34–37, January/June 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Sarkar:2021:DDA

Arindam Sarkar, Newton Singh, Varun Venkitaraman, and Virendra Singh. DAM: Deadblock aware migration techniques for STT-RAM-based hybrid caches. *IEEE Computer Architecture Letters*, 20(1):62–4, January/June 2021. ISSN 1556-

- 6056 (print), 1556-6064 (electronic).
- [ST20] Ahmed Samara and James Tuck. The case for domain-specialized branch predictors for graph-processing. *IEEE Computer Architecture Letters*, 19(2):101–104, July/December 2020. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [SYC14] Xiang Song, Jian Yang, and Haibo Chen. Architecting flash-based solid-state drive for high-performance I/O virtualization. *IEEE Computer Architecture Letters*, 13(2):61–64, July/December 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [SW16] Rathijit Sen and David A. Wood. GPGPU footprint models to estimate per-core power. *IEEE Computer Architecture Letters*, 15(2):97–100, July/December 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [SW19] Gil Shomron and Uri Weiser. Spatial correlation and value prediction in convolutional neural networks. *IEEE Computer Architecture Letters*, 18(1):10–13, January/June 2019. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [SYC07] R. Sendag, J. Yi, and P. Chuang. Branch misprediction: Complementary branch predictors. *IEEE Computer Architecture Letters*, 6(2):49–52, February 2007. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [TASA13] Arash Tavakkol, Mohammad Arjomand, and Hamid Sarbazi-Azad. Network-on-SSD: a scalable and high-performance communication design paradigm for SSDs. *IEEE Computer Architecture Letters*, 12(1):5–8, January/June 2013. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [TD02] B. Towles and W. J. Dally. Worst-case traffic for oblivious routing functions. *IEEE Computer Architecture Letters*, 1(1):4, January 2002. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [TDO16] Erik Tomusk, Christophe Dubach, and Michael O’Boyle. Diversity: a design goal

- for heterogeneous processors. *IEEE Computer Architecture Letters*, 15(2):81–84, July/December 2016. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic). [TNC19]
- [TLG⁺11] Jie Tang, Shaoshan Liu, Zhimin Gu, Chen Liu, and Jean-Luc Gaudiot. Prefetching in embedded mobile systems can be energy-efficient. *IEEE Computer Architecture Letters*, 10(1):8–11, January/June 2011. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic). [TND⁺21]
- [TMNK19] Konstantinos Tovletoglou, Lev Mukhanov, Dimitrios S. Nikolopoulos, and Georgios Karakonstantis. Shimmer: Implementing a heterogeneous-reliability DRAM framework on a commodity server. *IEEE Computer Architecture Letters*, 18(1):26–29, January/June 2019. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic). [TOIS17]
- [TMSA16] Arash Tavakkol, Pooyan Mehrvarzy, and Hamid Sarbazi-Azad. TBM: Twin block management policy to enhance the utilization of plane-level parallelism in SSDs. *IEEE Computer Architecture Letters*, 15(2):121–124, July/December 2016. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic). [TV02]
- [Tan:2019:DWO] Tian Tan, Eriko Nurvitadhi, and Derek Chiou. Dark wires and the opportunities for reconfigurable logic. *IEEE Computer Architecture Letters*, 18(1):67–70, January/June 2019. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Tan:2021:FQF] Tian Tan, Eriko Nurvitadhi, Aravind Dasu, Martin Langhammer, and Derek Chiou. FlexScore: Quantifying flexibility. *IEEE Computer Architecture Letters*, 20(1):58–4, January/June 2021. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Tanimoto:2017:EDG] Teruo Tanimoto, Takatsugu Ono, Koji Inoue, and Hiroshi Sasaki. Enhanced dependence graph model for critical path analysis on modern out-of-order processors. *IEEE Computer Architecture Letters*, 16(2):111–114, July/December 2017. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Tambat:2002:PLB] S. Tambat and S. Vajapeyam. Page-level behavior of cache contention. *IEEE Computer Architecture Letters*, 1(1):9,

January 2002. CODEN ????

ISSN 1556-6056 (print), 1556-6064 (electronic).

Tembey:2013:SSS

[TVB⁺13]

Priyanka Tembey, Augusto Vega, Alper Buyuktosunoglu, Dilma Da Silva, and Pradip Bose. SMT switch: Software mechanisms for power shifting. *IEEE Computer Architecture Letters*, 12(2):67–70, July/December 2013. CODEN ????

ISSN 1556-6056 (print), 1556-6064 (electronic).

Unsal:2002:CFC

[UKM02]

O. S. Unsal, C. M. Krishna, and C. A. Mositz. Cool-Fetch: Compiler-enabled power-aware fetch throttling. *IEEE Computer Architecture Letters*, 1(1):5, January 2002. CODEN ????

ISSN 1556-6056 (print), 1556-6064 (electronic).

Vandierendonck:2002:ATC

[VD02]

H. Vandierendonck and K. De Bosschere. An address transformation combining block- and word-interleaving. *IEEE Computer Architecture Letters*, 1(1):8, January 2002. CODEN ????

ISSN 1556-6056 (print), 1556-6064 (electronic).

VandenSteen:2018:MSP

[VE18]

Sam Van den Steen and Lieven Eeckhout. Modeling superscalar proces-

sor memory-level parallelism. *IEEE Computer Architecture Letters*, 17(1):9–12, January/June 2018. CODEN ????

ISSN 1556-6056 (print), 1556-6064 (electronic).

Vakil-Ghahani:2018:CRP

[VGMSLN⁺18]

Armin Vakil-Ghahani, Sara Mahdizadeh-Shahri, Mohammad-Reza Lotfi-Namin, Mohammad Bakhshalipour, Pejman Lotfi-Kamran, and Hamid Sarbazi-Azad. Cache replacement policy based on expected hit count. *IEEE Computer Architecture Letters*, 17(1):64–67, January/June 2018. CODEN ????

ISSN 1556-6056 (print), 1556-6064 (electronic).

Vandierendonck:2015:EEB

[VHN15]

Hans Vandierendonck, Ahmad Hassan, and Dimitrios S. Nikolopoulos. On the energy-efficiency of byte-addressable non-volatile memory. *IEEE Computer Architecture Letters*, 14(2):144–147, July/December 2015. CODEN ????

ISSN 1556-6056 (print), 1556-6064 (electronic).

Valero:2016:ELD

[VMP⁺16]

Alejandro Valero, Negar Miralaei, Salvador Petit, Julio Sahuquillo, and Timothy M. Jones. Enhancing the L1 data cache design to mitigate HCl. *IEEE Computer Architecture Letters*, 15(2):93–96, July/December 2016. CO-

DEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Verner:2017:EAL

[VMS17]

Uri Verner, Avi Mendelson, and Assaf Schuster. Extending Amdahl’s Law for multi-cores with turbo boost. *IEEE Computer Architecture Letters*, 16(1):30–33, January/June 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Volos:2021:CRA

[Vol21]

Haris Volos. The case for replication-aware memory-error protection in disaggregated memory. *IEEE Computer Architecture Letters*, 20(2):130–133, July/December 2021. ISSN 1556-6056 (print), 1556-6064 (electronic).

Verdu:2016:PSA

[VP16]

Javier Verdu and Alex Pajuelo. Performance scalability analysis of JavaScript applications with Web workers. *IEEE Computer Architecture Letters*, 15(2):105–108, July/December 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Vijayaraghavan:2018:MBA

[VRS18]

Thiruvengadam Vijayaraghavan, Amit Rajesh, and Karthikeyan Sankaralingam. MPU–BWM: Accelerating sequence alignment. *IEEE*

Computer Architecture Letters, 17(2):179–182, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Vandierendonck:2011:FMM

[VS11]

Hans Vandierendonck and Andre Sez nec. Fairness metrics for multi-threaded processors. *IEEE Computer Architecture Letters*, 10(1):4–7, January/June 2011. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Wolff:2014:RUR

[WB14]

Sonya R. Wolff and Ronald D. Barnes. Revisiting using the results of pre-executed instructions in runahead processors. *IEEE Computer Architecture Letters*, 13(2):97–100, July/December 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Wingbermuehle:2014:OAS

[WCC14]

Joseph G. Wingbermuehle, Ron K. Cytron, and Roger D. Chamberlain. Optimization of application-specific memories. *IEEE Computer Architecture Letters*, 13(1):45–48, January/June 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Walter:2008:BBE

[WCK08]

I. Walter, I. Cidon, and A. Kolodny. BENO C: a bus-enhanced network on-chip for

- a power efficient CMP. *IEEE Computer Architecture Letters*, 7(2):61–64, July 2008. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [WJFH11]
- [WCYC09] Po-Han Wang, Yen-Ming Chen, Chia-Lin Yang, and Yu-Jung Cheng. A predictive shutdown technique for GPU shader processors. *IEEE Computer Architecture Letters*, 8(1):9–12, January/June 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). **Wang:2009:PST**
- [WCZ⁺12] Yaohua Wang, Shuming Chen, Kai Zhang, Jianghua Wan, Xiaowen Chen, Hu Chen, and Haibo Wang. Instruction shuffle: Achieving MIMD-like performance on SIMD architectures. *IEEE Computer Architecture Letters*, 11(2):37–40, July/December 2012. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). **Wang:2012:ISA**
- [WJA⁺19] L. Wang, M. Jahre, A. Adileh, Z. Wang, and L. Eeckhout. Modeling emerging memory-divergent GPU applications. *IEEE Computer Architecture Letters*, 18(2):95–98, July 2019. ISSN 1556-6056 (print), 1556-6064 (electronic). **Wang:2019:MEM**
- Xiaoqun Wang, Zhenzhou Ji, Chen Fu, and Mingzeng Hu. GCMS: a global contention management scheme in hardware transactional memory. *IEEE Computer Architecture Letters*, 10(1):24–27, January/June 2011. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). **Wang:2011:GGC**
- [WKE12] Lisa Wu, Martha A. Kim, and Stephen A. Edwards. Cache impacts of datatype acceleration. *IEEE Computer Architecture Letters*, 11(1):21–24, January/June 2012. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). **Wu:2012:CID**
- [WL16] Wo-Tak Wu and Ahmed Louri. A methodology for cognitive NoC design. *IEEE Computer Architecture Letters*, 15(1):1–4, January/June 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). **Wu:2016:MCN**
- [WLDN19] Jian Weng, Sihao Liu, Vidushi Dadu, and Tony Nowatzki. DAEGEN: a modular compiler for exploring decoupled spatial accelerators. *IEEE Computer Architecture Letters*, 18(2):161–165, July 2019. ISSN 1556-6064. **Weng:2019:DMC**

- [WLL17] **Wu:2017:CSB**
 Hao Wu, Fangfei Liu, and Ruby B. Lee. Cloud server benchmark suite for evaluating new hardware architectures. *IEEE Computer Architecture Letters*, 16(1):14–17, January/June 2017. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [WLL+22] **Wang:2022:CIR**
 Yinshen Wang, Wenming Li, Tianyu Liu, Liangjiang Zhou, Bingnan Wang, Zhihua Fan, Xiaochun Ye, Dongrui Fan, and Chibiao Ding. Characterization and implementation of radar system applications on a reconfigurable dataflow architecture. *IEEE Computer Architecture Letters*, 21(2):121–124, July/December 2022. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [WLN22] **Wang:2022:ISE**
 Zhengrong Wang, Christopher Liu, and Tony Nowatzki. Infinity Stream: Enabling transparent and automated in-memory computing. *IEEE Computer Architecture Letters*, 21(2):85–88, July/December 2022. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [WLWZ19] **Wang:2019:DDD**
 Yicheng Wang, Yang Liu, Peiyun Wu, and Zhao Zhang. Detect DRAM disturbance error by using disturbance bin counters. *IEEE Computer Architecture Letters*, 18(1):34–37, January/June 2019. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [WMJM23] **Weston:2023:SLI**
 Kevin Weston, Farabi Mahmud, Vahid Janfaza, and Abdullah Muzahid. SmartIndex: Learning to index caches to improve performance. *IEEE Computer Architecture Letters*, 22(1):33–36, January/June 2023. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [WMZY17] **Wang:2017:DAS**
 Rujia Wang, Sparsh Mittal, Youtao Zhang, and Jun Yang. Decongest: Accelerating super-dense PCM under write disturbance by hot page remapping. *IEEE Computer Architecture Letters*, 16(2):107–110, July/December 2017. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [WSVS22] **Wu:2022:DCG**
 Lingxi Wu, Rasool Sharifi, Ashish Venkat, and Kevin Skadron. DRAM-CAM: General-purpose bit-serial exact pattern matching. *IEEE Computer Architecture Letters*, 21(2):89–92, July/December 2022. ISSN

- 1556-6056 (print), 1556-6064 (electronic).
- Wu:2021:GOD**
- [WTSW21] Benjamin Wu, Trishita Tiwari, G. Edward Suh, and Aaron B. Wagner. Guessing outputs of dynamically pruned CNNs using memory access patterns. *IEEE Computer Architecture Letters*, 20(2):98–101, July/December 2021. ISSN 1556-6056 (print), 1556-6064 (electronic).
- Wu:2014:ATE**
- [Wu14] Carole-Jean Wu. Architectural thermal energy harvesting opportunities for sustainable computing. *IEEE Computer Architecture Letters*, 13(2):65–68, July/December 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Wang:2021:WWP**
- [WXZ⁺21] Lei Wang, Xingwang Xiong, Jianfeng Zhan, Wanling Gao, Xu Wen, Guoxin Kang, and Fei Tang. WPC: Whole-picture workload characterization across intermediate representation, ISA, and microarchitecture. *IEEE Computer Architecture Letters*, 20(2):86–89, July/December 2021. ISSN 1556-6056 (print), 1556-6064 (electronic).
- Wang:2015:PTM**
- [WYL⁺15] Zhaoguo Wang, Han Yi, Ran Liu, Mingkai Dong, and Haibo Chen. Persistent transactional memory. *IEEE Computer Architecture Letters*, 14(1):58–61, January/June 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Wang:2016:SMF**
- [WYM⁺16] Zhenning Wang, Jun Yang, Rami Melhem, Bruce Childers, Youtao Zhang, and Minyi Guo. Simultaneous multi-kernel: Fine-grained sharing of GPUs. *IEEE Computer Architecture Letters*, 15(2):113–116, July/December 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Wang:2015:LNV**
- [WZLQ15] Rui Wang, Wangyuan Zhang, Tao Li, and Depei Qian. Leveraging non-volatile storage to achieve versatile cache optimizations. *IEEE Computer Architecture Letters*, 14(1):46–49, January/June 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Xu:2019:PFD**
- [XCW⁺19] Sheng Xu, Xiaoming Chen, Ying Wang, Yinhe Han, Xuehai Qian, and Xiaowei Li. PIMSim: a flexible and detailed processing-in-memory simulator. *IEEE Computer Architecture Letters*, 18(1):6–9, January/June 2019. CODEN ???? ISSN 1556-

6056 (print), 1556-6064 (electronic).

Xie:2022:MSS

[XGH⁺22]

Xinfeng Xie, Peng Gu, Jiayi Huang, Yufei Ding, and Yuan Xie. MPU-Sim: a simulator for in-DRAM near-bank processing architectures. *IEEE Computer Architecture Letters*, 21(1):1–4, January/June 2022. ISSN 1556-6056 (print), 1556-6064 (electronic).

Xie:2019:NXB

[XHG⁺19]

Xinfeng Xie, Xing Hu, Peng Gu, Shuangchen Li, Yu Ji, and Yuan Xie. NNBenchmark: Benchmarking and understanding neural network workloads for accelerator designs. *IEEE Computer Architecture Letters*, 18(1):38–42, January/June 2019. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).

Xin:2009:ELI

[XJ09]

Jing Xin and Russ Joseph. Exploiting locality to improve circuit-level timing speculation. *IEEE Computer Architecture Letters*, 8(2):40–43, July/December 2009. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).

Xiao:2007:NPD

[XL07]

X. Xiao and J. Lee. A novel parallel deadlock detection algorithm and hardware

for multiprocessor system-on-a-chip. *IEEE Computer Architecture Letters*, 6(2):41–44, February 2007. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).

Xu:2014:STM

[XWG⁺14]

Yunlong Xu, Rui Wang, Nilanjan Goswami, Tao Li, and Depei Qian. Software transactional memory for GPU architectures. *IEEE Computer Architecture Letters*, 13(1):49–52, January/June 2014. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).

Xiao:2016:TAC

[XYMY16]

He Xiao, Wen Yueh, Saibal Mukhopadhyay, and Sudhakar Yalamanchili. Thermally adaptive cache access mechanisms for 3d many-core architectures. *IEEE Computer Architecture Letters*, 15(2):129–132, July/December 2016. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).

Xiao:2015:SCD

[XYZ15]

Canwen Xiao, Yue Yang, and Jianwen Zhu. A sufficient condition for deadlock-free adaptive routing in mesh networks. *IEEE Computer Architecture Letters*, 14(2):111–114, July/December 2015. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).

- [YC15] **You:2015:QSA** Daecheol You and Ki-Seok Chung. Quality of service-aware dynamic voltage and frequency scaling for embedded GPUs. *IEEE Computer Architecture Letters*, 14(1):66–69, January/June 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [YHM17] **Yasoubi:2017:PEA** Ali Yasoubi, Reza Hojabr, and Mehdi Modarressi. Power-efficient accelerator design for neural networks using computation reuse. *IEEE Computer Architecture Letters*, 16(1):72–75, January/June 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [YCD⁺20] **Yan:2020:CUG** Mingyu Yan, Zhaodong Chen, Lei Deng, Xiaochun Ye, Zhimin Zhang, Dongrui Fan, and Yuan Xie. Characterizing and understanding GCNs on GPU. *IEEE Computer Architecture Letters*, 19(1):22–25, January/June 2020. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [YHY⁺22] **Yang:2022:SEP** Ling Yang, Libo Huang, Run Yan, Nong Xiao, Sheng Ma, Li Shen, and Weixia Xu. Stride equality prediction for value speculation. *IEEE Computer Architecture Letters*, 21(2):57–60, July/December 2022. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [YE07] **Yalcin:2007:UTM** G. Yalcin and O. Ergin. Using tag-match comparators for detecting soft errors. *IEEE Computer Architecture Letters*, 6(2):53–56, February 2007. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [YJZ15] **Yuan:2015:SGR** Fengkai Yuan, Zhenzhou Ji, and Suxia Zhu. Set-granular regional distributed cooperative caching. *IEEE Computer Architecture Letters*, 14(1):75–78, January/June 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [YG18] **Yavits:2018:ASM** Leonid Yavits and Ran Ginosar. Accelerator for sparse machine learning. *IEEE Computer Architecture Letters*, 17(1):21–24, January/June 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [YKMG15] **Yavits:2015:RAP** Leonid Yavits, Shahar Kvatin-sky, Amir Morad, and Ran Ginosar. Resistive associative processor. *IEEE Computer Architecture Letters*, 14(2):148–151, July/December

2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Yun:2022:GND

[YKP⁺22]

Sungmin Yun, Byeongho Kim, Jaehyun Park, Hwayong Nam, Jung Ho Ahn, and Eojin Lee. GraNDe: Near-data processing architecture with adaptive matrix mapping for graph convolutional networks. *IEEE Computer Architecture Letters*, 21(2):45–48, July/December 2022. ISSN 1556-6056 (print), 1556-6064 (electronic).

Yu:2021:MDC

[YLK21]

Chao Yu, Sihang Liu, and Samira Khan. MultiPIM: a detailed and configurable multi-stack processing-in-memory simulator. *IEEE Computer Architecture Letters*, 20(1):54–57, January/June 2021. ISSN 1556-6056 (print), 1556-6064 (electronic).

Yasin:2019:TPM

[YMBA19]

A. Yasin, A. Mendelson, and Y. Ben-Asher. Tuning performance via metrics with expectations. *IEEE Computer Architecture Letters*, 18(2):91–94, July 2019. ISSN 1556-6056 (print), 1556-6064 (electronic).

Yavits:2014:CHO

[YMG14]

Leonid Yavits, Amir Morad, and Ran Ginosar. Cache hi-

erarchy optimization. *IEEE Computer Architecture Letters*, 13(2):69–72, July/December 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Yoon:2008:CHP

[YNS⁺08]

J. H. Yoon, E. H. Nam, Y. J. Seong, H. Kim, B. Kim, S. L. Min, and Y. Cho. Chameleon: a high performance flash/FRAM hybrid solid state disk architecture. *IEEE Computer Architecture Letters*, 7(1):17–20, January 2008. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Yazdanshenas:2014:CLL

[YFPF14]

Sadegh Yazdanshenas, Marzieh Ranjbar Pirbasti, Mahdi Fazeli, and Ahmad Patooghy. Coding last level STT-RAM cache for high endurance and low power. *IEEE Computer Architecture Letters*, 13(2):73–76, July/December 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Park:2010:EIP

[yPSS⁺10]

Seon yeong Park, Euiseong Seo, Ji-Yong Shin, Seungryoul Maeng, and Joonwon Lee. Exploiting internal parallelism of flash-based SSDs. *IEEE Computer Architecture Letters*, 9(1):9–12, January/June 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

- [YSL⁺21] **Yoo:2021:MBU**
 Mingi Yoo, Jaeyong Song, Jounghoo Lee, Namhyung Kim, Youngsok Kim, and Jinho Lee. Making a better use of caches for GCN accelerators with feature slicing and automatic tile morphing. *IEEE Computer Architecture Letters*, 20(2):102–105, July/December 2021. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [YWG17] **Yavits:2017:RAD**
 Leonid Yavits, Uri Weiser, and Ran Ginosar. Resistive address decoder. *IEEE Computer Architecture Letters*, 16(2):141–144, July/December 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [YYK⁺18] **Yun:2018:RPP**
 Ji-Tae Yun, Su-Kyung Yoon, Jeong-Geun Kim, Bernd Burgstaller, and Shin-Dug Kim. Regression prefetcher with preprocessing for DRAM-PCM hybrid main memory. *IEEE Computer Architecture Letters*, 17(2):163–166, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [YZY⁺22] **Yan:2022:CUH**
 Mingyu Yan, Mo Zou, Xiaocheng Yang, Wenming Li, Xiaochun Ye, Dongrui Fan, and Yuan Xie. Characterizing and understanding HGNNs on GPUs. *IEEE Computer Architecture Letters*, 21(2):69–72, July/December 2022. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [ZAK⁺17] **Zhan:2017:CCS**
 Xin Zhan, Reza Azimi, Svilen Kanev, David Brooks, and Sherief Reda. CARB: a C-state power management arbiter for latency-critical workloads. *IEEE Computer Architecture Letters*, 16(1):6–9, January/June 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [ZB19] **Zhou:2019:QCD**
 H. Zhou and G. T. Byrd. Quantum circuits for dynamic runtime assertions in quantum computation. *IEEE Computer Architecture Letters*, 18(2):111–114, July 2019. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [ZBA⁺20] **Zhu:2020:HIR**
 Lingjun Zhu, Lennart Bamberg, Anthony Agnesina, Francky Catthoor, Dragomir Milojevic, Manu Komalan, Julien Ryckaert, Alberto Garcia-Ortiz, and Sung Kyu Lim. Heterogeneous 3D integration for a RISC-V system with STT-MRAM. *IEEE Computer Architecture Letters*, 19(1):51–54, January/June 2020. ISSN 1556-

6056 (print), 1556-6064 (electronic).

Zhao:2018:KOA

[ZCG18]

Wenyi Zhao, Quan Chen, and Minyi Guo. KSM: Online application-level performance slowdown prediction for spatial multitasking GPGPU. *IEEE Computer Architecture Letters*, 17(2):187–191, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Zhang:2006:BIC

[Zha06]

Chuanjun Zhang. Balanced instruction cache: reducing conflict misses of direct-mapped caches through balanced subarray accesses. *IEEE Computer Architecture Letters*, 5(1):2–5, January 2006. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Zhou:2006:CFT

[Zho06]

Huiyang Zhou. A case for fault tolerance and performance enhancement using chip multi-processors. *IEEE Computer Architecture Letters*, 5(1):22–25, January 2006. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Zhang:2018:RFA

[ZKF⁺18]

Jiangwei Zhang, Donald Kline, Jr., Long Fang, Rami Melhem, and Alex K.

Jones. RETROFIT: Fault-aware wear leveling. *IEEE Computer Architecture Letters*, 17(2):167–170, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Zhang:2020:FRP

[ZKH⁺20]

Jie Zhang, Miryeong Kwon, Sanghyun Han, Nam Sung Kim, Mahmut Kandemir, and Myoungsoo Jung. FastDrain: Removing page victimization overheads in NVMe storage stack. *IEEE Computer Architecture Letters*, 19(2):92–96, July/December 2020. ISSN 1556-6056 (print), 1556-6064 (electronic).

Zidenberg:2012:MHS

[ZKW12]

Tsahee Zidenberg, Isaac Keslassy, and Uri Weiser. MultiAmdahl: How should I divide my heterogeneous chip? *IEEE Computer Architecture Letters*, 11(2):65–68, July/December 2012. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Zha:2017:IFM

[ZL17]

Yue Zha and Jing Li. IMEC: a fully morphable in-memory computing fabric enabled by resistive crossbar. *IEEE Computer Architecture Letters*, 16(2):123–126, July/December 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

- [ZL18a] Yue Zha and Jing Li. CMA: a reconfigurable complex matching accelerator for wire-speed network intrusion detection. *IEEE Computer Architecture Letters*, 17(1):33–36, January/June 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Zha:2018:CRC]
- [ZL18b] Hao Zheng and Ahmed Louri. EZ-Pass: an energy & performance-efficient power-gating router architecture for scalable NoCs. *IEEE Computer Architecture Letters*, 17(1):88–91, January/June 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Zheng:2018:EPE]
- [ZLAE17] Xia Zhao, Yuxi Liu, Almutaz Adileh, and Lieven Eeckhout. LA-LLC: Inter-core locality-aware last-level cache to exploit many-to-many traffic in GPGPUs. *IEEE Computer Architecture Letters*, 16(1):42–45, January/June 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Zhao:2017:LIC]
- [ZLM⁺20] Zhihui Zhang, Jingwen Leng, Lingxiao Ma, Youshan Miao, Chao Li, and Minyi Guo. Architectural implications of graph neural networks. *IEEE Computer Architecture Letters*, 19(1):59–62, January/June 2020. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Zhang:2010:FCA]
- [ZLS10] Meng Zhang, Alvin R. Lebeck, and Daniel J. Sorin. Fractal consistency: Architecting the memory system to facilitate verification. *IEEE Computer Architecture Letters*, 9(2):61–64, July/December 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Zebchuk:2007:BBC]
- [ZM07] J. Zebchuk and A. Moshovos. A building block for coarse-grain optimizations in the on-chip memory hierarchy. *IEEE Computer Architecture Letters*, 6(2):33–36, February 2007. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Zhang:2017:WDP]
- [ZMC17] Dan Zhang, Xiaoyu Ma, and Derek Chiou. Worklist-directed prefetching. *IEEE Computer Architecture Letters*, 16(2):170–173, July/December 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Zhang:2018:LHC]
- [ZS18] Guowei Zhang and Daniel Sanchez. Leveraging hard-

- ware caches for memoization. *IEEE Computer Architecture Letters*, 17(1):59–63, January/June 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [ZSLR14] Yuhao Zhu, Aditya Srikanth, Jingwen Leng, and Vijay Janapa Reddi. Exploiting webpage characteristics for energy-efficient mobile Web browsing. *IEEE Computer Architecture Letters*, 13(1):33–36, January/June 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [ZTRA22] Ranyang Zhou, Sepehr Tabrizchi, Arman Roohi, and Shaahin Angizi. LT-PIM: an LUT-Based Processing-in-DRAM architecture with RowHammer self-tracking. *IEEE Computer Architecture Letters*, 21(2):141–144, July/December 2022. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [ZTS16] Chulian Zhang, Hamed Tabkhi, and Gunar Schirner. Studying inter-warp divergence aware execution on GPUs. *IEEE Computer Architecture Letters*, 15(2):117–120, July/December 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [ZVYW03] Chuanjun Zhang, F. Vahid, Jun Yang, and W. Walid. A way-halting cache for low-energy high-performance systems. *IEEE Computer Architecture Letters*, 2(1):5, January 2003. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [ZWL15] Zhong Zheng, Zhiying Wang, and Mikko Lipasti. Adaptive cache and concurrency allocation on GPGPUs. *IEEE Computer Architecture Letters*, 14(2):90–93, July/December 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [ZWT22] Yongye Zhu, Shijia Wei, and Mohit Tiwari. Revisiting browser performance benchmarking from an architectural perspective. *IEEE Computer Architecture Letters*, 21(2):113–116, July/December 2022. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [ZZJ18] Farzaneh Zokaei, Hamid R. Zarandi, and Lei Jiang. Aligner: a process-in-memory architecture for short read alignment in ReRAMs. *IEEE Computer Architecture Letters*, 17(2):235–238, July/December 2018. CODEN ????.

ISSN 1556-6056 (print), 1556-6064 (electronic).

Zou:2022:AGP

- [ZZW⁺22] Mo Zou, Mingzhe Zhang, Rujia Wang, Xian-He Sun, Xiaochun Ye, Dongrui Fan, and Zhimin Tang. Accelerating graph processing with lightweight learning-based data reordering. *IEEE Computer Architecture Letters*, 21(1):5–8, January/June 2022. ISSN 1556-6056 (print), 1556-6064 (electronic).

Zhao:2023:RAL

- [ZZW⁺23] Xia Zhao, Guangda Zhang, Lu Wang, Yangmei Li, and Yongjun Zhang. RouteReplies: Alleviating long latency in many-chip-module GPUs. *IEEE Computer Architecture Letters*, 22(1):29–32, January/June 2023. ISSN 1556-6056 (print), 1556-6064 (electronic).