

A Complete Bibliography of Publications in *IEEE Computer Architecture Letters*

Nelson H. F. Beebe
University of Utah
Department of Mathematics, 110 LCB
155 S 1400 E RM 233
Salt Lake City, UT 84112-0090
USA

Tel: +1 801 581 5254

FAX: +1 801 581 4148

E-mail: beebe@math.utah.edu, beebe@acm.org,
beebe@computer.org (Internet)

WWW URL: <http://www.math.utah.edu/~beebe/>

01 October 2019

Version 1.01

Title word cross-reference

3 [RMMLK16]. *O*(1) [LX08].
-D [RMMLK16].
3D [HRF⁺11, XYMY16].
4T [JDK⁺02].
Abstract [BEA⁺13]. **Accelerate** [JLA16].
Accelerated [FFAMK15]. **Accelerating**
[VRS18, WMZY17]. **Acceleration** [JLRA18,
KKL⁺15, LYL⁺16, LHZ19, WKE12].
Accelerator [BHY⁺19, CMP⁺14, DXSS15,
LAC14, LBB⁺19, LHWB10, LWB13,
MMY⁺14, NBH13, RSRT19, XHG⁺19,
YHM17, YG18, ZL18a]. **accelerator-based**
[LHWB10]. **Accelerator-Rich** [LBB⁺19].
Accelerators [AW15, OSH16]. **Access**
[Ano13h, Ano13i, DSVK12, KSB19,
LGLK17, MSI18, SCR⁺17, XYMY16].
Access-Control [LGLK17]. **accesses**
[Zha06]. **Accounting** [LJM⁺14, LMC⁺09].
Accumulate [GG17, JPC18]. **Accuracy**
[DKD07, SHK15]. **Accurate** [BREM08,
CAPS09, JC17, KHB⁺19, RCBJ11]. **ACE**
[BREM08]. **Achieve** [WZLQ15]. **Achieving**
[SCR⁺17, WCZ⁺12]. **Active** [BDJ06]. **Ad**
[Ano09a]. **Adaptive**
[GF16, LZLX15, MCKW10, SDTG04,
SCF04, XYZ15, XYMY16, ZWL15].
Address [KNGK15, KJS⁺19, SfCL03,
VD02, YWG17, AD06, LLLM06].
Addressable [VHN15]. **Addressing**

[ÇE14, MVJ17]. **ADL** [BVL09]. **Adopting** [LLLM06]. **Advance** [KMJ18]. **Advanced** [Ano16k]. **Advertisement** [Ano09b, Ano09c, Ano09d, Ano09e, Ano09f, Ano09g, Ano10c, Ano10d, Ano10b, Ano10f, Ano10e, Ano12c, Ano12k, Ano10g, Ano14f]. **Affinity** [HLH16]. **against** [OKS⁺15, SKS⁺15]. **Algorithm** [LX08, XL07]. **Algorithms** [CLCG14]. **AligneR** [ZZJ18]. **Alignment** [VRS18, ZZJ18]. **Allocation** [MJBD11, ZWL15]. **Allocator** [LMK06]. **Alternative** [ÇTNL16, HBL⁺10, KZL18, MAHK18]. **Amdahl** [CM08, VMS17]. **Amoeba** [MPA⁺18]. **Analysis** [Ano14c, Ano14d, BY17, BREM08, CNHH15, GGS19, HLH16, KCPG18, KKP⁺18, SRS11, TOIS17, VP16]. **Analytical** [KZL18, SGBE18]. **Analytics** [Ano16k]. **Analyzing** [NGS15]. **Annual** [Ano11a, Ano12a, Ano13a]. **Application** [CNHH15, CV15, GSG⁺17, WCC14, ZCG18]. **Application-Level** [ZCG18]. **Application-Specific** [WCC14]. **Applications** [DVAE18, DSVK12, HMCP16, JLA16, KPEC10, LPK16, MLK15, MGI14, MSE⁺17, ODKK18, VP16, WJA⁺19]. **Approach** [CV15, EGWM14, GMM⁺19, KZL18, SBVB17]. **Approaches** [NGS15]. **Approximation** [KQD18]. **Arbiter** [ZAK⁺17]. **ARCE** [RADZ19]. **Architecting** [SYC14, ZLS10]. **Architectural** [GD18, KNQ15, SMY15, Wu14]. **Architecture** [AWD⁺18, Ano14a, Ano14b, Ano15b, Ano15d, Ano15c, Ano15e, Ano15a, Ano16a, Ano16b, Ano17, Ano18, Ano19, ACG⁺07, BDBS⁺08, BVL09, DS09, DM06, FFAMK15, Gau09, Jac16a, JPC18, JP13, KWL13, KLS11, KLKK14, KL02, KR18, LKA15, LYL⁺16, LJ18, MMR17, OKS⁺15, PLL08, RADZ19, SRV⁺19, SKS⁺15, SHK15, Ska13, SCR⁺17, SJA⁺17, SM18, YNS⁺08, ZL18b, ZZJ18, AD06]. **Architecture-Assisted** [RADZ19]. **Architectures** [DXSS15, IXS18, KFJ⁺03, LLKS12, MTM18, NBH13, RB14, SGBE18, SRT12, WCZ⁺12, WLL17, XYMY16, XWG⁺14]. **Area** [OKS⁺15, SKS⁺15]. **Area-Efficient** [OKS⁺15, SKS⁺15]. **Argus** [NS15]. **Argus-G** [NS15]. **Array** [AS18, LKKS15]. **Arrays** [APK⁺18, SHW19]. **ARSENAL** [SM18]. **Assertions** [ZB19]. **Assisted** [CST⁺04, DV13, MPPS17, PPG⁺17, RADZ19]. **Associate** [Eec13, Mar13a]. **Associative** [HCM10, KZL18, YKMG15]. **Asymmetric** [AA19, LBB⁺19, MNU⁺15, SCR⁺17, MWK⁺06]. **Atomic** [KLZ12]. **atomicity** [BLM06]. **Attack** [MPA⁺18]. **Authors** [Ano14b, Ano14d, Ano15d, Ano15e, Ano08d, Ano09n, Ano09o, Ano10o, Ano10p]. **Auto** [CXS18]. **Auto-Tuning** [CXS18]. **Automata** [AS18, AWD⁺18, SRV⁺19]. **Automata-Processing** [AWD⁺18]. **Automatic** [BVL09, LCW⁺16]. **Autonomous** [MPA⁺18]. **Available** [KL18]. **AVFs** [BREM08]. **Aware** [AGJ18, AS14, CCWY17, EGWM14, HCM10, KQGS16, KKKH18, LZS⁺08, LA16, MNU⁺15, Mus09, PBO⁺15, UKM02, YC15, ZTS16, ZKF⁺18, ZLAE17, IPS14]. **Away** [GBK⁺09]. **AYUSH** [MV15].

B [PGJ12]. **B-Fetch** [PGJ12]. **Back** [Ano12d, Ano12e, Ano12j, Ano13c, Ano13d, Ano16c, Ano16p]. **Backend** [PDGV16]. **Backup** [MPA⁺18]. **Bad** [MCM13]. **Balanced** [Ant09, GVG⁺08, SDTG04, Zha06]. **Balancing** [ILXY18a]. **Bandwidth** [AMW15, KL18]. **Basecalling** [LJ18]. **Basecalling-in-Memory** [LJ18]. **Based** [APK⁺18, BVL09, CNHH15, DC18, FD08, Hos18, KWL⁺17, KL18, KJS⁺19, KL02, KNE⁺14, LLKS12, LLSA18, LZLX15, LHZ19, LJ18, MPPS17, MM03, MAT17, Mus09,

NGS15, PL10, RSRT19, SBVB17, SKTC05, SJM17, VGMSLN⁺18, LAC14, LLLM06, LMK06, LHWB10, yPSS⁺10, SYC14]. **Bayesian** [BHY⁺19]. **BDDs** [PV06]. **Be** [TLG⁺11]. **Behavior** [TV02]. **Benchmark** [ILG10, KL02, WLL17]. **Benchmarking** [MTM18, XHG⁺19]. **BENoC** [WCK08]. **Best** [SKTC05]. **Better** [MCM13]. **Better-Than-Bad** [MCM13]. **Between** [HSUS11, ILXY18b]. **Beyond** [Ant09, GVG⁺08]. **bias** [RZ06]. **Big** [AG17, Ano16k, Jac16a, JLA16, MSE⁺17]. **Big-Data** [MSE⁺17]. **Bin** [WLWZ19]. **Birkhoff** [DC18]. **Bit** [ILXY18a, JAM17]. **Bit-Level** [ILXY18a]. **Bit-Serial** [JAM17]. **Bitwise** [SHB⁺15]. **Block** [CCWY17, Jac16b, KG10, RB14, TMSA16, VD02, ZM07]. **Block-** [VD02]. **Blocks** [MCM13]. **Board** [Ano08a, Ano09h, Ano09i, Ano10h, Ano10i, Ano14a, Ano14c, Ano15b, Ano15c]. **Boomerang** [FHL⁺10]. **Boost** [VMS17]. **Bootstrapping** [KH18]. **Bottleneck** [AMW15, GGS19, KKP⁺18, LLD⁺18]. **Bottlenecks** [BHL⁺18]. **Bound** [SCL13]. **Bounds** [SD04]. **Branch** [MHAD15, PGJ12, SYC07]. **BRAWL** [LJ18]. **Breaking** [LLD⁺18]. **Browsing** [ZSLR14]. **Buffer** [SD04, SRLP09]. **Bufferless** [DPC16, KKK13]. **Buffers** [LMJ12]. **Building** [Jac16b, ZM07]. **Bulk** [SHB⁺15]. **Bursty** [HMCP16]. **Bus** [WCK08]. **Bus-Enhanced** [WCK08]. **Butterfly** [KBD07]. **BWM** [VRS18]. **Byte** [VHN15]. **Byte-Addressable** [VHN15].

C [ZAK⁺17]. **C-State** [ZAK⁺17]. **Cabinet** [Jac16a]. **Cache** [AS14, BHL⁺18, BS17, BGP⁺17, CCWY17, CZYY11, FJ08, GRCV02, GKKW07, IPS14, JP13, KLS11, KG10, MPPS17, MCY⁺12, MCRV07, OKS⁺15, PPG11, SSSM18, SKS⁺15, TV02, VGMSLN⁺18, VMP⁺16, WZLQ15, WKE12, XYMY16, YMG14, YFP14, ZVYW03, ZLAE17, ZWL15, EPS06, Zha06]. **Cache-aware** [IPS14]. **Caches** [BLKSA17, BS17, FJ08, JP13, LKKS15, MV15, PHBC18, SLKD14, ZS18, Zha06]. **Caching** [YJZ15]. **Calculus** [BS17]. **call** [LLLM06]. **Can** [TLG⁺11]. **Capacity** [SMLS15]. **CARB** [ZAK⁺17]. **Carlo** [SCL06]. **Case** [AA19, AS14, EE14, HBL⁺10, Jac16b, KWL⁺17, KR18, NMS14, PV06, SRT12, SCL13, CMLV03, TD02, Zho06]. **CasHMC** [JC17]. **CAVA** [CST⁺04]. **Celebrates** [Ano10b]. **Cells** [JDK⁺02]. **Cellular** [AS18]. **Centralized** [MCKW10]. **Centric** [KR18]. **CF** [CXS18]. **CF-TUNE** [CXS18]. **Chaining** [MJBD11]. **Challenge** [DK13]. **Chameleon** [YNS⁺08]. **Change** [Jun17, KJS⁺19, KMJ18, Sez10]. **Channels** [KWKK18, NAG17]. **Characteristics** [ZSLR14]. **Characterization** [DS09, HS04, SMY15]. **Characterizing** [BKA⁺09]. **Checkpoint** [CST⁺04]. **Checkpoint-Assisted** [CST⁺04]. **Checkpointing** [MAT17]. **Chief** [Eec13, Gau09, Mar13a, Ska10a, Ska11a, Ska13]. **Chip** [AGJ18, CGY⁺14, DOM⁺07, DOM⁺08, GQLZ19, GGM⁺16, GKKW07, HCM10, KBD07, KKK13, KLZ12, LGLK17, LZS⁺08, LMJ12, MJBD11, MTT12, PL15, PPG11, RMMLK16, SD02, WCK08, XL07, ZM07, ZKW12, MWK⁺06, Zho06]. **Chip-Multiprocessor** [PPG11]. **Chipkill** [JSDK13]. **CIDR** [OKS⁺15, SKS⁺15]. **CIM** [KKL⁺07]. **Circuit** [JLP07, XJ09]. **Circuit-level** [XJ09]. **Circuit-Switched** [JLP07]. **Circuits** [ZB19]. **Class** [KWKK18]. **Classifications** [KKL⁺07]. **Client** [MLK15]. **Closing** [ILXY18b]. **Cloud** [DK16, GD18, WLL17]. **Clumsy** [KKK13]. **Cluster** [DRGA12, MWK⁺06]. **CMA** [ZL18a]. **CMP** [Jac16b, KG10, LMC⁺09, WCK08]. **CNN** [JLRA18]. **Co** [DCG12]. **Co-designed** [DCG12]. **Coarse** [LYL⁺16, ZM07].

Coarse-Grain [ZM07]. **Coarse-Grained** [LYL⁺16]. **Code** [GMMC15, RADZ19]. **Codesigned** [MKM17]. **Coding** [YFP14]. **Cognitive** [WL16]. **Coherence** [BGP⁺17, JLP07, KLS11, SLC03, EPS06]. **Coherency** [BHY⁺19, MAHK18]. **Coherent** [MAHK18]. **Collaborative** [ACG⁺07, CXS18]. **Collabratec** [Ano16l, Ano16m]. **collection** [Ano12k]. **Combining** [VD02]. **Comment** [Ant09]. **Commit** [DV13]. **Commodity** [TMNK19]. **Communication** [BDJ06, GGM⁺16, SPAP10, TASA13, LLLM06]. **Communications** [FJ08]. **Compact** [CGY⁺14]. **comparators** [YE07]. **Comparing** [Man15, SCF04]. **Competition** [Ano10a]. **Compiler** [DV13, UKM02]. **Compiler-Assisted** [DV13]. **Compiler-Enabled** [UKM02]. **Complementary** [SYC07]. **Complex** [ACG⁺07, ZL18a]. **Complexity** [GG17, LX08]. **Comprehensive** [NS15]. **Compressed** [CEA18]. **Compressing** [PV06]. **Compression** [MM03, MVJ17, PBO⁺15]. **CompressPoints** [CEA18]. **Computation** [ACSV02, MLA⁺14, YHM17, ZB19]. **Computations** [BY17]. **Compute** [JLRA18, LYL⁺16, PL10]. **Compute-Intensive** [LYL⁺16]. **Computer** [AKK16, Ano08c, Ano09a, Ano09l, Ano09m, Ano10f, Ano10l, Ano10a, Ano10n, Ano10m, Ano11i, Ano12j, Ano13j, Ano14a, Ano14b, Ano14e, Ano14f, Ano15b, Ano15d, Ano15c, Ano15e, Ano15f, Ano15g, Ano15a, Ano16a, Ano16b, Ano17, Ano18, Ano19, BVL09, Gau09, KL02, Ska13, Ano10c]. **Computers** [AG17, MTH11, Ano10b]. **Computing** [BREM08, DL19, JAM17, KNG⁺18, LJM⁺14, Man15, Wu14, ZL17]. **Concurrency** [ZWL15]. **Concurrent** [ODKK18, ORS⁺06]. **Condition** [XYZ15]. **Conditions** [KCPG18]. **Conference** [Ano12c, Ano15h, Ano10g]. **Confidence** [PL10]. **conflict** [Zha06]. **Congestion** [GF16]. **Congestion-Insensitive** [GF16]. **Connected** [Ano10f, Ano13j]. **Conquer** [CLCG14]. **conscious** [CMLV03]. **Consistency** [SJM02, ZLS10]. **Constrained** [GO15, KPEC10]. **Consumption** [BKA⁺09, FHL⁺10]. **Content** [KWL⁺17]. **Content-Based** [KWL⁺17]. **Contention** [SBVB17, TV02, WJFH11]. **Contents** [Ano14g, Ano14h, Ano15j, Ano15k, Ano16n, Ano16o, Ano12h, Ano16p]. **Continuous** [SRT12]. **Control** [KKK13, LGLK17]. **Controlled** [ALSJ09, RCS15]. **Controller** [LLPC19, PDGV16]. **conversion** [RB14]. **Convolutional** [GG17, LHZ19, SW19]. **Cool** [UKM02]. **Cool-Fetch** [UKM02]. **Cooperative** [CV15, YJZ15]. **Copies** [EE16]. **Coprocessor** [DEC⁺18, Jun17]. **Core** [BHL⁺18, BEA⁺13, CVP12, CXS18, DD18, FJ08, GBK⁺09, IXS18, Jun17, KFJ⁺03, LMT⁺09, LA16, MNU⁺15, NSF⁺18, PHBC18, PL15, SW16, SMY15, XYMY16, ZLAE17, SPAP10]. **Cores** [NS15]. **Corollaries** [CM08]. **Correct** [JSDK13, KRB⁺13]. **Correction** [EE16]. **Correlation** [SfCL03, SW19]. **Cost** [DKD07, MAT17, NS15]. **Count** [VGMSLN⁺18]. **Counter** [KMJ18, LLSA18, SJM17, RZ06]. **Counter-Based** [SJM17]. **Counters** [WLWZ19]. **counting** [Rot08]. **Cover** [Ano08c, Ano11c, Ano11d, Ano11f, Ano11e, Ano16e, Ano16f, Ano16g, Ano16h, Ano16i, Ano16j, Ano08b, Ano09j, Ano09k, Ano10j, Ano10k, Ano11g, Ano11h, Ano12d, Ano12e, Ano12h, Ano12i, Ano12j, Ano13c, Ano13d, Ano13f, Ano13g, Ano16c, Ano16p]. **Cover2** [Ano08a, Ano09h, Ano09i, Ano10h, Ano10i, Ano12f]. **Cover3** [Ano12g]. **Cover4** [Ano09l, Ano09m, Ano10l, Ano10m]. **Covert** [KWKK18, NAG17]. **CPI** [EHDH18]. **CPS** [Ano10g, Ano12c]. **CPU** [CFM⁺03, FLSZ17, HDAS18, LMC⁺09, NMS14, PHO⁺15].

CPUs [KCPG18]. **Critical** [ODKK18, TOIS17, ZAK⁺17]. **Critique** [MLA⁺14]. **Cross** [SHK15]. **Cross-Layer** [SHK15]. **Crossbar** [ZL17]. **CSDP** [Ano10d]. **Cube** [JC17, JPC18]. **Cyber** [Ano16d]. **Cybersecurity** [Ano15h]. **Cycle** [JC17, KHB⁺19, MJB11, RL17, RCBJ11]. **Cycle-Accurate** [JC17, KHB⁺19]. **Cyclic** [CTNL16].

D [RMMLK16]. **Danger** [SKTC05]. **Dark** [CMP⁺14, DXSS15, TNC19]. **Data** [AG17, AD06, Ano16k, BLKSA17, DK16, HLH16, Jac16a, KWL⁺17, KLZ12, LPK16, MCM13, MAT17, MVJ17, MSE⁺17, NSF⁺18, RL17, VMP⁺16]. **Data-Dependent** [KWL⁺17]. **Datacenter** [DSVK12, DK13, KQD18, LMT⁺09, LLS⁺15]. **Datacenters** [SG14]. **Datatype** [WKE12]. **DCC** [KLS11]. **DDMR** [GWR08]. **Deadlock** [LX08, XL07, XYZ15]. **Deadlock-Free** [XYZ15]. **Debugging** [CVP12]. **Decay** [JDK⁺02]. **Decoder** [YWG17]. **Decongest** [WMZY17]. **Decoupled** [IXS18]. **Decoupling** [DSVK12, SLC03]. **Deduplicating** [SMLS15]. **Deduplication** [APK⁺18]. **Deep** [GMM⁺19, JAM17, KR18, LLPC19]. **Deeply** [ILXY18a, ILXY18b]. **Defense** [MPA⁺18]. **Delay** [Cit04, SD04]. **Demand** [MHAD15]. **Demystifying** [Mic13]. **Dense** [WMZY17]. **Dependable** [KLS11]. **Dependence** [GGS19, TOIS17]. **Dependency** [PS17]. **Dependent** [KWL⁺17, MCM13]. **Design** [AS18, Ano10a, ACG⁺07, HRF⁺11, KNG⁺18, LKA15, LLPC19, TASA13, TDO16, VMP⁺16, WL16, YHM17]. **designed** [DCG12]. **Designs** [KSO⁺16, XHG⁺19]. **Detailed** [XCW⁺19]. **Detect** [WLWZ19]. **detecting** [YE07]. **Detection** [KWL⁺17, KJS⁺19, LX08, MMR17, NS15, XL07, ZL18a]. **Detection-Based** [KJS⁺19]. **Determining** [BHY⁺19]. **Deterministic** [Man15, ODKK18]. **Development** [ACG⁺07]. **Device** [HSUS11]. **Differential** [BS17]. **Digital** [Ano09a, Ano10c]. **Dimensional** [RL08]. **DIMM** [ALSJ09]. **Direct** [NSF⁺18, Zha06]. **direct-mapped** [Zha06]. **Directed** [PGJ12, ZMC17]. **Directory** [HR10]. **Discrete** [SRT12]. **Discrete-Continuous** [SRT12]. **Disintermediated** [BDJ06]. **Disk** [YNS⁺08]. **Distance** [BY17]. **Distinguish** [Ano10d]. **Distributed** [AKK16, CZYY11, FD08, SLKD14, SB18, SRLP09, YJZ15]. **Disturbance** [MVJ17, WMZY17, WLWZ19]. **Divergence** [ZTS16]. **Divergent** [WJA⁺19]. **Diversity** [TDO16]. **Divide** [CLCG14, ZKW12]. **Divide-and-Conquer** [CLCG14]. **DMA** [MAHK18]. **Domain** [GGM⁺16]. **Dot** [AS18]. **Down** [EGWM14]. **DRACO** [SMLS15]. **DRAM** [ILXY18b, KWL⁺17, KNQ15, KYM16, KKKH18, LLKS12, MCY⁺12, MAT17, OKS⁺15, SSSM18, SKS⁺15, SHB⁺15, SJM17, SCR⁺17, TMNK19, WLWZ19, YYK⁺18]. **DRAMA** [FFAMK15]. **DRAMs** [ALSJ09]. **DRAMSim2** [RCBJ11]. **Drive** [SYC14]. **Driven** [MLM⁺06]. **Drives** [JZA⁺18]. **Dual** [GWR08, MTT12]. **Due** [RCS15]. **Duplication** [KRB⁺13, MVJ17]. **DVFS** [CLCG14, RCS15]. **Dynamic** [CFM⁺03, GWR08, GMM⁺19, HCM10, JMKP07, JMKP08, KCP⁺19, LMK06, MHAD15, MCRV07, RMMLK16, SPJ02, SCF04, SKD09, YC15, ZB19].

Early [NBH13]. **Early-Stage** [NBH13]. **EARtH** [EGWM14]. **easy** [Ano12k]. **Ecosystem** [AWD⁺18]. **Edge** [DL19, GGS19]. **Edition** [DK13]. **Editor** [Eec13, Gau09, Mar13a, Ska09a, Ska10a, Ska11a, Ska13]. **Editor-in-Chief** [Eec13, Gau09, Mar13a, Ska10a, Ska11a, Ska13]. **Editorial** [Ano08a, Ano09h, Ano09i,

Ano10h, Ano10i, Ano14a, Ano14c, Ano15b, Ano15c, Mar13b, Ska10a, Ska11a]. **Editors** [Mar13a, Eec13]. **Effective** [HRF⁺11]. **Effects** [MTT12]. **Efficiency** [KCP⁺19, KQD18, LLS⁺15, SKTC05, VHN15, MWK⁺06]. **Efficient** [AG17, ALSJ09, BLKSA17, BDBS⁺08, BGP⁺17, CGY⁺14, CLCG14, CHK⁺18, CXS18, DM06, GDF⁺04, HMCP16, HR10, JSDK13, MCY⁺12, MJBD11, OKS⁺15, SRV⁺19, SKS⁺15, TLG⁺11, WCK08, YHM17, ZL18b, ZSLR14, SPJ02]. **Efficiently** [LJ04]. **EH** [SGBE18]. **Electromagnetic** [HDAS18]. **Emanations** [HDAS18]. **Embedded** [BDBS⁺08, CLJ⁺02, DS09, GGM⁺16, GRCV02, ILG10, MAHK18, PPG⁺17, RADZ19, TLG⁺11, YC15]. **Emerging** [WJA⁺19]. **Employing** [LGLK17]. **Enabled** [UKM02, ZL17]. **Enabling** [MCY⁺12, SMZ18]. **Encrypted** [LGLK17]. **Encryption** [KMJ18, RM18]. **End** [GF16]. **End-Point** [GF16]. **Endurance** [YFPF14]. **Energy** [ALSJ09, BKA⁺09, BDBS⁺08, CV15, CM08, CLCG14, CXS18, EGWM14, GO15, JSDK13, KQGS16, KKL⁺15, KPEC10, LJM⁺14, SGBE18, TLG⁺11, VHN15, Wu14, ZVYW03, ZL18b, ZSLR14]. **Energy-Constrained** [KPEC10]. **Energy-Efficiency** [VHN15]. **Energy-Efficient** [BDBS⁺08, TLG⁺11, ZSLR14]. **Energy-Harvesting** [SGBE18]. **Enforced** [MS16]. **Enhance** [FJ08, SJM02, TMSA16]. **Enhanced** [KRB⁺13, TOIS17, WCK08]. **enhancement** [Zho06]. **Enhancing** [VMP⁺16]. **Entropy** [Cit04]. **Environment** [ACG⁺07, CVP12]. **Environments** [KKH14]. **Epoch** [CNHH15]. **Equations** [BS17]. **Era** [CMP⁺14]. **Error** [EE16, EUVG06, MMR17, NS15, PL15, WLWZ19]. **Errors** [GSG⁺17, KRB⁺13, YE07]. **Estimate** [SW16]. **Estimating** [CFM⁺03]. **Evaluate** [EE14, KKL⁺15]. **Evaluating** [KKL⁺07, LJ04, WLL17]. **Evaluation** [CEA18, KSO⁺16, SJA⁺17]. **Example** [GRCV02]. **Exascale** [Jac16b, Jac16a]. **Exceeding** [SfCL03]. **Exchange** [NSF⁺18]. **Executed** [MKSP05, WB14]. **Execution** [AWD⁺18, HMCP16, KKL⁺15, LLD⁺18, MLK15, MKSP05, NFAE19, ODKK18, ZTS16]. **Existing** [EE16]. **Expectations** [YMBA19]. **Expected** [VGMSLN⁺18]. **Experience** [Ano16k, CZYY11]. **Expert** [PB16]. **Explaining** [MCRV07]. **Explicit** [BHD09]. **Exploit** [ZLAE17]. **Exploiting** [ÇE14, Cit04, EE16, EUVG06, GRCV02, GG11, KWKK18, yPSS⁺10, XJ09, ZSLR14]. **Exploration** [LLPC19, SGBE18]. **Exploring** [BHL⁺18, HSUS11]. **Extending** [JP13, MV15, VMS17]. **Extensible** [KYM16]. **Extra** [SMLS15]. **EZ** [ZL18b]. **EZ-Pass** [ZL18b]. **Fabric** [ZL17]. **Facilitate** [ZLS10]. **Failures** [KWL⁺17, SG14]. **Fairness** [VS11]. **Fast** [KYM16, LGLK17, SMZ18, SHB⁺15]. **Fat** [Ant09, GVG⁺08]. **Fat-tree** [Ant09, GVG⁺08]. **Fault** [GDF⁺04, HRF⁺11, ZKF⁺18, Zho06]. **Fault-Aware** [ZKF⁺18]. **Fault-Tolerant** [GDF⁺04, HRF⁺11]. **Faults** [OKS⁺15, SKS⁺15]. **FESSD** [LGLK17]. **Fetch** [UKM02, AGJ18, PGJ12, UKM02]. **Fighting** [AMW15]. **File** [EE16]. **Filter** [GF16]. **Filtering** [CXS18]. **find** [Ano12k]. **Fine** [MKM17, MCY⁺12, WYM⁺16]. **Fine-Grained** [WYM⁺16]. **Fine-Granularity** [MCY⁺12]. **First** [CAPS09]. **Fit** [LWB13]. **Fixed** [GRCV02]. **Flash** [LKA15, LZLX15, yPSS⁺10, SYC14, YNS⁺08]. **Flash-Based** [LZLX15, yPSS⁺10, SYC14]. **Flash/FRAM** [YNS⁺08]. **Flattened** [KBD07]. **Flexible** [LWB13, XCW⁺19]. **Floating** [ACSV02, DKD07]. **Floating-Point** [DKD07]. **Flow** [Hos18, KKK13, MSE⁺17]. **Flow-Based** [Hos18]. **Footprint** [SW16].

Foreword [GPS06]. **Forwarding** [BHD09]. **FPGA** [FLSZ17, LAC14, PP12]. **FPGA-based** [LAC14]. **Fractal** [ZLS10]. **FRAM** [YNS⁺08]. **Framework** [BVL09, KLZ12, LHZ19, LWB13, TMNK19, LHWB10]. **Free** [PS17, XYZ15]. **Frequency** [CTNL16, MLM⁺06, YC15]. **Friendly** [PZX15]. **Front** [Ano08b, Ano09j, Ano09k, Ano10j, Ano10k, Ano11g, Ano11h, Ano12h, Ano12i, Ano13f, Ano13g]. **FTL** [SMLS15]. **Fully** [ZL17]. **Function** [LLKS12]. **Functional** [CAPS09, DCG12]. **Functional-First** [CAPS09]. **Functions** [TD02]. **Fuzzy** [ACSV02].

G [NS15]. **Gap** [ILXY18b]. **Gating** [CTNL16, LMT⁺09, ZL18b]. **GCMS** [WJFH11]. **gem5** [RSRT19, AKK16, PHO⁺15]. **gem5-gpu** [PHO⁺15]. **Generalized** [AS18, GO15, MMY⁺14]. **Generation** [BVL09, GMMC15]. **Genome** [LJ18]. **Global** [MPPS17, WJFH11]. **Globally** [SDTG04]. **Goal** [TDO16]. **GPGPU** [CCWY17, LLKS12, NS15, SW16, ZCG18]. **GPGPUs** [NAG17, SSSM18, ZLAE17, ZWL15]. **GPU** [ABC⁺19, KLKK14, KCP⁺19, WCYC09, WJA⁺19, XWG⁺14, PHO⁺15]. **GPUs** [NMS14, NSF⁺18, PBO⁺15, WYM⁺16, YC15, ZTS16]. **Grain** [MKM17, ZM07]. **Grained** [LYL⁺16, WYM⁺16]. **Granular** [YJZ15]. **Granularity** [MCY⁺12]. **Graph** [BY17, BHL⁺18, NGS15, TOIS17]. **Graph-Based** [NGS15]. **Graphs** [GGS19]. **Greedy** [DC18]. **GreenRouter** [KWL13]. **Guiding** [BY17].

HAD-TWL [KJS⁺19]. **Half** [MTT12]. **Half-Speed** [MTT12]. **Halt** [EGWM14]. **Halting** [ZVYW03]. **Hammering** [KNQ15, LLSA18, SJM17]. **Hardware** [AGJ18, AW15, CTJ⁺17, CV15, DVAE18, DD18, KH18, LMK06, LCW⁺16, MLK15, MKM17, MS16, NGS15, PB16, WJFH11, WLL17, XL07, ZS18]. **Hardware-Software** [CV15]. **Hardware/Software** [MKM17]. **Harmonic** [PL10]. **Harvesting** [SGBE18, Wu14]. **Hashing** [SMZ18]. **HCI** [VMP⁺16]. **Heavy** [SSTS17]. **Heterogeneity** [MTH11]. **Heterogeneous** [AEJE17, FLSZ17, GO15, GMM⁺19, KFJ⁺03, LLS⁺15, MMY⁺14, PHO⁺15, TDO16, TMNK19, ZKW12]. **Heterogeneous-Reliability** [TMNK19]. **HeteroSim** [FLSZ17]. **Heuristics** [MGI14]. **Hiding** [CST⁺04]. **Hierarchical** [BSBD⁺08]. **Hierarchy** [BHL⁺18, YMG14, ZM07]. **High** [DPC16, JSDK13, KKK13, KL18, PP12, RMMLK16, RB14, SD04, SYC14, SRLP09, TASA13, YPPF14, YNS⁺08, ZVYW03, LHWB10]. **High-Bandwidth** [KL18]. **High-Level** [PP12]. **High-Performance** [DPC16, RMMLK16, TASA13, ZVYW03, SYC14, LHWB10]. **High-Throughput** [KKK13, SRLP09]. **Highly** [KL18]. **Hit** [VGMSLN⁺18]. **HMC** [JPC18]. **HMC-MAC** [JPC18]. **Holes** [AEJE17]. **Holistic** [JZA⁺18, KSO⁺16]. **Homogeneous** [MTH11]. **Horizontal** [GG11]. **Hot** [KJS⁺19, WMZY17]. **HPC** [KR18]. **HW** [APK⁺18, DCG12]. **HW-Based** [APK⁺18]. **HW/SW** [DCG12]. **Hybrid** [JC17, JPC18, JP13, KSB19, LMK06, MCY⁺12, MV15, SRT12, YNS⁺08, YYK⁺18]. **Hypervisor** [PPG⁺17]. **hysteresis** [RZ06].

I/O [LKA15, LKKS15, MAHK18, SYC14]. **IBM** [LCW⁺16]. **Ideas** [JLA16]. **IEEE** [Ano08c, Ano09a, Ano09l, Ano09m, Ano10f, Ano10l, Ano10a, Ano10n, Ano10m, Ano11i, Ano12j, Ano13h, Ano13i, Ano13j, Ano14e, Ano14f, Ano15f, Ano15g, Ano16l, Ano16m, Ano10b, Ano13e, Ano14a, Ano14b, Ano14c, Ano14d, Ano15b, Ano15d, Ano15c, Ano15e, Ano15a, Ano16d, Ano16a, Ano16b, Ano17,

Ano18, Ano19, Gau09, Ska13]. **IF** [RB14]. **IF-conversion** [RB14]. **IMEC** [ZL17]. **Impact** [FHL⁺10, GSG⁺17]. **Impacts** [WKE12]. **Implementing** [JDK⁺02, TMNK19]. **Implications** [DK16, GD18, OSH16]. **Improve** [KH18, KQD18, MMR17, XJ09]. **Improved** [DKD07]. **Improving** [CCWY17, CZYY11, ILXY18a, KCP⁺19, LLS⁺15]. **In-DRAM** [MAT17]. **In-Line** [LAC14]. **In-Memory** [CHK⁺18, SRV⁺19, ZL17]. **In-network** [EPS06]. **In-Order** [PGJ12]. **Including** [DRGA12]. **Increasing** [ÇE14]. **Incremental** [MAT17]. **Independent** [DS09, LKKS15]. **Independently** [ALSJ09]. **Index** [Ano11a, Ano12a, Ano13a, Ano15a, Ano16a, Ano16b, Ano17, Ano18, Ano19]. **Indirect** [JMKP07, JMKP08]. **Induced** [DXSS15]. **Inference** [DL19]. **Information** [Ano08d, Ano09n, Ano09o, Ano10o, Ano10p, Ano14b, Ano14d, Ano15d, Ano15e, Ano11i, Ano11j]. **Infrastructure** [AKK16]. **Initial** [ACSV02]. **Inline** [APK⁺18]. **Innovating** [KWL13]. **Inputs** [BEA⁺13]. **Insensitive** [GF16]. **Inspired** [OKS⁺15, SKS⁺15]. **Instruction** [BSBD⁺08, MMR17, RYSN04, WCZ⁺12, Zha06]. **Instructions** [MKSP05, WB14]. **Integrated** [NMS14]. **Integration** [Jun17]. **Integrity** [RADZ19, SB18]. **Intel** [CLCG14]. **Intelligence** [Ano14c, Ano14d]. **Intensive** [LYL⁺16]. **Inter** [GGM⁺16, LA16, NSF⁺18, SPAP10, ZTS16, ZLAE17]. **Inter-Core** [LA16, NSF⁺18, ZLAE17]. **Inter-Domain** [GGM⁺16]. **Inter-Socket** [SPAP10]. **Inter-Warp** [ZTS16]. **Interaction** [HSUS11]. **Interconnect** [CGY⁺14, KG10, SRV⁺19]. **Interconnection** [Ant09, GVG⁺08, SPJ02, SD04, GD06]. **Interface** [BHY⁺19]. **Interleaving** [VD02]. **Internal** [yPSS⁺10]. **Interpreter** [MSI18]. **Interval** [SKTC05]. **Interval-Based** [SKTC05]. **Intervals** [GWR08, PL10]. **Intra** [SPAP10]. **Intra-Socket** [SPAP10]. **Intrinsic** [MMR17]. **Introducing** [Ano16l, Ano16m, Gau09, Ska13]. **Introduction** [Eec13, Mar13a]. **Intrusion** [ZL18a]. **Intrusive** [PDGV16]. **IP** [KL18]. **IPC** [EE14]. **Irregular** [CLCG14]. **ISA** [KFJ⁺03, MNU⁺15]. **Isolation** [ODKK18]. **Issue** [MVJ17, RYSN04].

Java [DS09]. **JavaScript** [VP16]. **Jobs** [Ano10n]. **Jumps** [JMKP07, JMKP08].

Kernel [NMS14]. **KSM** [ZCG18]. **kW** [Jac16a].

L1 [BLKSA17, PHBC18, VMP⁺16]. **L2** [CST⁺04]. **L3** [FJ08]. **LA-LLC** [ZLAE17]. **Large** [DRGA12, DSVK12, HCM10, JLA16, SG14]. **Large-Scale** [DRGA12, DSVK12]. **Last** [YFPF14, ZLAE17]. **Last-Level** [ZLAE17]. **Latency** [KJS⁺19, SCR⁺17, ZAK⁺17]. **Latency-Critical** [ZAK⁺17]. **Law** [CM08, VMS17]. **Layer** [KSO⁺16, SHK15]. **LazyPIM** [BGP⁺17]. **Learning** [GMM⁺19, LLPC19, YG18]. **LEO** [RM18]. **Letter** [Ska09a, Ska10a, Ska11a]. **Letters** [Ano14a, Ano15b, Ano15c, Ano14b, Ano15d, Ano15e, Ano15a, Ano16a, Ano16b, Ano17, Ano18, Ano19, Gau09, Ska13]. **Level** [ILXY18a, LMJ12, MGI14, PP12, TV02, TMSA16, VE18, YFPF14, ZLAE17, ZCG18, LLLM06, XJ09]. **Leveling** [KJS⁺19, LZLX15, ZKF⁺18]. **Leveraging** [DD18, KG10, KQD18, LMJ12, LLS⁺15, MXS19, WZLQ15, ZS18]. **Library** [ACG⁺07, Ano09a, Ano10c]. **Lifetime** [HSUS11, JP13, MV15, SMY15]. **like** [WCZ⁺12]. **Limited** [AEJE17]. **Limits** [CTJ⁺17, SfCL03]. **Line** [LAC14]. **Link** [HRF⁺11, SCF04]. **Links** [SPJ02]. **List** [Ano11b, Ano12b, Ano13b]. **LLC** [KKH14, ZLAE17]. **LLVM** [RSRT19]. **LLVM-Based** [RSRT19]. **Load**

[Ant09, GVG⁺⁰⁸, HR10, ILXY18a, SDTG04]. **Load-Balanced** [Ant09, SDTG04]. **Load-Load** [HR10]. **Locality** [BY17, CCWY17, EF07, GG11, LA16, SfCL03, XJ09, ZLAE17]. **Locality-Aware** [ZLAE17]. **Lock** [MNU⁺¹⁵]. **loft** [IPS14]. **LogCA** [AW15]. **Logic** [FD08, TNC19]. **Logic-Based** [FD08]. **Lookaside** [LMJ12]. **Lookup** [KL18]. **Loop** [GRCV02]. **Low** [CLJ⁺⁰², Cit04, DKD07, GG17, KJS⁺¹⁹, MAT17, NS15, PHBC18, RM18, YFPF14, ZVYW03, LHWB10, MTT12]. **Low-Cost** [DKD07, MAT17, NS15]. **Low-Energy** [ZVYW03]. **Low-Power** [PHBC18, LHWB10]. **LSTM** [MXS19].

MAC [JPC18]. **Machine** [Ano14c, Ano14d, DL19, YG18]. **Machines** [GBK⁺⁰⁹]. **Main** [Sez10, YYK⁺¹⁸]. **Manage** [MCM13]. **Managed** [GMMC15]. **Management** [CFM⁺⁰³, EGWM14, GMM⁺¹⁹, KWKK18, LMT⁺⁰⁹, MPPS17, MCY⁺¹², MAHK18, RADZ19, SMY15, TMSA16, WJFH11, ZAK⁺¹⁷]. **Managing** [DOM⁺⁰⁷, DOM⁺⁰⁸]. **Many** [BHY⁺¹⁹, CXS18, DXSS15, GBK⁺⁰⁹, NBH13, PHBC18, SMY15, XYMY16, ZLAE17]. **Many-Accelerator** [BHY⁺¹⁹, DXSS15, NBH13]. **Many-Core** [CXS18, GBK⁺⁰⁹, PHBC18, SMY15, XYMY16]. **Many-Thread** [GBK⁺⁰⁹]. **Many-to-Many** [ZLAE17]. **mapped** [Zha06]. **Mapping** [HLH16, LHZ19]. **MapReduce** [IXS18, LYL⁺¹⁶]. **Massive** [Mus09, SMZ18]. **Massively** [ADS⁺¹⁹]. **match** [YE07]. **Matching** [PLL08, ZL18a]. **Mean** [PL10]. **Measuring** [GSG⁺¹⁷]. **Mechanism** [BGP⁺¹⁷]. **Mechanisms** [RCS15, TVB⁺¹³, XYMY16]. **Memcached** [LAC14]. **Memoization** [ZS18]. **Memories** [KHB⁺¹⁹, KNQ15, MCY⁺¹², RM18, SM18, WCC14]. **Memory** [ALSJ09, AA19, AMW15, BKA⁺⁰⁹, BGP⁺¹⁷, CEA18, CHK⁺¹⁸, CMP⁺¹⁴, DXSS15, DD18, FFAMK15, GSG⁺¹⁷, IXS18, JC17, JPC18, JSDK13, JDK⁺⁰², JLA16, Jun17, JLRA18, KQGS16, KWL⁺¹⁷, KNG⁺¹⁸, KLKK14, KL18, KJS⁺¹⁹, KMJ18, KR18, LGLK17, LMK06, LA16, LZLX15, LLPC19, LJ18, PS17, PZX15, RCBJ11, SRV⁺¹⁹, Sez10, SB18, VE18, VHN15, WJFH11, WYL⁺¹⁵, WJA⁺¹⁹, XWG⁺¹⁴, XCW⁺¹⁹, YYK⁺¹⁸, ZM07, ZL17, ZLS10, ZZJ18, BLM06]. **Memory-Centric** [KR18]. **Memory-Divergent** [WJA⁺¹⁹]. **Memory-Induced** [DXSS15]. **Memory-Level** [VE18]. **Memory-Unaware** [KLKK14]. **Memristor** [KNE⁺¹⁴]. **Memristor-Based** [KNE⁺¹⁴]. **Mesh** [RL08, SCL13, XYZ15]. **Meshes** [GDF⁺⁰⁴]. **Message** [Eec13, GGM⁺¹⁶, Mar13a]. **Metadata** [RADZ19]. **Method** [LPK16]. **Methodology** [CEA18, DM06, GDF⁺⁰⁴, Hos18, WL16]. **Metric** [KKL⁺⁰⁷]. **Metrics** [EE14, Mic13, NBH13, PL10, SKTC05, VS11, YMBA19]. **Microarchitectural** [DKD07, MSI18]. **Microarchitecture** [CNHH15]. **Microarchitecture-Based** [CNHH15]. **Microarchitectures** [DOM⁺⁰⁷, DOM⁺⁰⁸]. **Microservices** [GD18]. **Migration** [SD02, SLKD14]. **MIMD** [WCZ⁺¹²]. **MIMD-like** [WCZ⁺¹²]. **Mind** [AEJE17]. **Minimal** [FHL⁺¹⁰, RL08]. **Mining** [DK16]. **MinneSPEC** [KL02]. **Misprediction** [SYC07]. **Misses** [CST⁺⁰⁴, Zha06]. **Mitigate** [VMP⁺¹⁶]. **Mitigating** [DXSS15, KNQ15, MTT12, SBVB17]. **Mitigation** [KWL⁺¹⁷, PHBC18, SJM17]. **MNCaRT** [AWD⁺¹⁸]. **Mobile** [TLG⁺¹¹, ZSLR14]. **Model** [AW15, BEA⁺¹³, KKL⁺¹⁵, PP12, PZX15, SGBE18, TOIS17, IPS14]. **Modeling** [ABC⁺¹⁹, BS17, GGS19, JZA⁺¹⁸, KKP⁺¹⁸, NBH13, PPG11, RSRT19, VE18, WJA⁺¹⁹, SCL06]. **Models** [BREM08, DRGA12, GO15, HBL⁺¹⁰, SW16, SJM02]. **Modern**

[TOIS17]. **Modular** [GWR08]. **Module** [ALSJ09]. **Monitoring** [DEC⁺18, GMMC15]. **Monte** [SCL06]. **Morphable** [ZL17]. **Most** [Ano16k]. **MPSoC** [PP12]. **MPSoCs** [KLZ12]. **MPU** [VRS18]. **MRAM** [ILXY18a, ILXY18b]. **MTB** [AGJ18]. **MTB-Fetch** [AGJ18]. **Mth** [MKM17]. **Multi** [AWD⁺18, CVP12, EHDH18, FJ08, IXS18, Jun17, KSO⁺16, KFJ⁺03, MNU⁺15, MMY⁺14, PLL08, PL15, RL17, SMZ18, SPAP10, VS11, Zho06]. **Multi-Accelerator** [MMY⁺14]. **Multi-Architecture** [AWD⁺18]. **Multi-Core** [CVP12, FJ08, IXS18, Jun17, KFJ⁺03, MNU⁺15, PL15, SPAP10]. **Multi-Cycle** [RL17]. **Multi-Layer** [KSO⁺16]. **multi-processors** [Zho06]. **Multi-Stage** [EHDH18]. **Multi-String** [PLL08]. **Multi-Threaded** [VS11]. **Multi-Threading** [SMZ18]. **MultiAmdahl** [MMY⁺14, ZKW12]. **Multicore** [ALSJ09, BEA⁺13, CAPS09, DVAE18, DM06, KCPG18, KLSD11, Mic13, Mus09, ODKK18, SHK15]. **Multicores** [AEJE17, VMS17]. **Multidimensional** [JSDK13]. **Multikernel** [WYM⁺16]. **Multilevel** [PPG11]. **Multimedia** [ACSV02]. **Multiply** [GG17, JPC18]. **Multiprocessor** [ILG10, PPG11, SLC03, XL07]. **Multiprocessors** [AGJ18, GKKW07, HCM10, LMJ12, MTT12, SD02, MWK⁺06]. **Multiprogram** [EE14]. **Multistage** [Ant09, GVG⁺08]. **Multitasking** [KCP⁺19, ZCG18]. **Multithreaded** [BVL09, DVAE18]. **Multithreading** [AGJ18, KNE⁺14, SHW19]. **My** [ZKW12].

Nahalal [GKKW07]. **Nanopore** [LJ18]. **Narrow** [EUVG06, KRB⁺13]. **Native** [MLK15]. **Near** [FFAMK15, KPEC10]. **Near-Threshold** [KPEC10]. **NearZero** [Jun17]. **Neda** [NSF⁺18]. **Need** [CVP12]. **Neighbor** [NSF⁺18]. **Nested** [HBL⁺10].

Netflix [DK13]. **Network** [Ant09, CGY⁺14, GVG⁺08, JAM17, LZS⁺08, LHZ19, PL15, SCL13, WCK08, XHG⁺19, ZL18a, EPS06, TASA13]. **Network-on-Chip** [CGY⁺14, LZS⁺08, PL15]. **Network-on-SSD** [TASA13]. **Networks** [GG17, KBD07, KKK13, KR18, MXS19, MJB11, RL08, RL09, RMMLK16, SPJ02, SW19, SD04, XYZ15, YHM17, GD06]. **Networks-on-Chip** [RMMLK16]. **Neumann** [DC18]. **Neural** [GG17, JAM17, KR18, LHZ19, MXS19, SW19, XHG⁺19, YHM17]. **Newest** [Ano16k]. **Newsletter** [Ano13e]. **Next** [GMMC15]. **Nile** [DEC⁺18]. **NNBench** [XHG⁺19]. **NNBench-X** [XHG⁺19]. **NoC** [SRLP09, WL16]. **NoCs** [DPC16, FHL⁺10, FD08, MCKW10, ZL18b]. **Noise** [HDAS18]. **Non** [PZX15, PDGV16, RM18, SM18, VHN15, WZLQ15]. **Non-PZX15**. **Non-Intrusive** [PDGV16]. **Non-Volatile** [RM18, SM18, VHN15, WZLQ15]. **Novel** [XL07]. **NUMA** [SJA⁺17]. **NVM** [MV15, PDGV16]. **NVMain** [PZX15].

O [LKA15, LKKS15, MAHK18, SYC14]. **Oblivious** [SCL13, TD02]. **Odd** [SCL13]. **Offer** [Ano10e]. **On-Chip** [GGM⁺16, KBD07, KKK13, KLZ12, LGLK17, MJB11, ZM07, WCK08]. **On-Demand** [MHAD15]. **Once** [MSE⁺17]. **Online** [ZCG18]. **Open** [AWD⁺18, Ano13h, Ano13i, ACG⁺07, ILG10]. **Open-Source** [AWD⁺18, ILG10]. **Operand** [BHD09, MSI18]. **Operating** [AEJE17]. **Operation** [KCPG18]. **Operations** [JPC18]. **Opportunities** [TNC19, Wu14]. **Opportunity** [MTH11]. **Optical** [CGY⁺14]. **Optimal** [BHY⁺19, CFM⁺03, NMS14]. **Optimization** [BHY⁺19, CNHH15, GO15, MMY⁺14, WCC14, YMG14, GD06]. **Optimizations** [BY17, WZLQ15, ZM07].

Optimizing [MSE⁺17]. **ORAM** [RM18]. **Orbital** [DL19]. **Order** [CTJ⁺17, DV13, PGJ12, TOIS17, CMLV03]. **Ordering** [HR10]. **Organization** [BSBD⁺08, GKKW07]. **our** [Ano12k]. **Out-Of-Order** [DV13, CTJ⁺17, TOIS17, CMLV03]. **Overall** [LX08]. **Overhead** [RM18]. **Overheads** [KQGS16, SHK15]. **Overview** [FUWT12].

Packet [MJBD11]. **Packets** [FHL⁺10]. **Page** [LMK06, TV02, WMZY17]. **Page-based** [LMK06]. **Page-Level** [TV02]. **Pages** [JLA16]. **Paging** [HBL⁺10]. **Paradigm** [TASA13]. **Parallel** [ADS⁺19, AKK16, CLCG14, KLZ12, KPEC10, LX08, MPPS17, XL07, AD06]. **Parallel/Distributed** [AKK16]. **Parallelism** [yPSS⁺10, TMSA16, VE18]. **Parallelization** [DM06]. **Parity** [JSDK13]. **ParMiBench** [ILG10]. **Partially** [RL08]. **Partially-Minimal** [RL08]. **Partitioning** [JLRA18, MCRV07]. **Party** [OSH16]. **Pass** [ZL18b]. **Passing** [GGM⁺16]. **PATer** [LCW⁺16]. **Path** [TOIS17]. **Paths** [RL17]. **Pattern** [Ano14c, Ano14d]. **Patterns** [LPK16]. **PCM** [KL18, WMZY17, YYK⁺18]. **PCM-Based** [KL18]. **pd** [AKK16]. **pd-gem5** [AKK16]. **Per-Core** [LMT⁺09, SW16]. **Per-task** [LJM⁺14]. **Performance** [AW15, ABC⁺19, BREM08, CCWY17, CZYY11, CLCG14, CFM⁺03, DPC16, DVAE18, EE14, FHL⁺10, GMMC15, GGS19, GF16, GSG⁺17, JSDK13, KKL⁺15, KKP⁺18, KH18, MTH11, MWK⁺06, PL10, RMMLK16, RCS15, RB14, SJM02, SJA⁺17, SCL06, TASA13, VP16, WCZ⁺12, YMBA19, YNS⁺08, ZVYW03, ZCG18, ZL18b, LHWB10, SYC14, Zho06]. **Performance-Efficient** [ZL18b]. **Performance-Energy** [KKL⁺15]. **Peripheral** [AMW15]. **Permanent** [OKS⁺15, SKS⁺15]. **Persistence** [KQGS16, MAT17, PDGV16]. **Persistent** [KQGS16, WYL⁺15]. **Petabyte** [Jac16a]. **PetaFLOP** [Jac16a]. **Phase** [Jun17, KJS⁺19, KMJ18, KKL⁺07, Sez10]. **Phase-Change** [KJS⁺19]. **Physical** [Rot08]. **PID** [RCS15]. **PID-Controlled** [RCS15]. **PIMSim** [XCW⁺19]. **Pipeline** [AS18, PL15]. **Pipelined** [PLL08]. **Pipelining** [FUWT12]. **Placement** [HCM10, LLPC19]. **Plane** [TMSA16]. **Plane-Level** [TMSA16]. **Platform** [EGWM14]. **Platforms** [GO15]. **Point** [ACSV02, DKD07, GF16]. **Pointer** [MAT17, RADZ19]. **Pointer-Based** [MAT17]. **Points** [AEJE17]. **Policy** [LLKS12, TMSA16, VGMSLN⁺18]. **Portable** [LJ18]. **Potential** [LLKS12]. **Power** [AEJE17, ÇTNL16, CVP12, CGY⁺14, CLJ⁺02, DRGA12, FHL⁺10, KWL13, KWKK18, KG10, KFJ⁺03, LMT⁺09, LLS⁺15, PHBC18, PP12, SBVB17, SKTC05, SW16, SPJ02, SCF04, TVB⁺13, UKM02, WCK08, YHM17, YFPF14, ZAK⁺17, ZL18b, LHWB10, MWK⁺06]. **Power-Aware** [UKM02]. **Power-Efficient** [YHM17, SPJ02]. **Power-Gating** [ÇTNL16, ZL18b]. **Power-Limited** [AEJE17]. **POWER8** [LCW⁺16]. **PPT** [ABC⁺19]. **Practical** [DM06]. **PRAM** [JP13]. **Pre** [MKSP05, WB14]. **Pre-Executed** [MKSP05, WB14]. **Precise** [NFAE19]. **Predication** [JMKP07, JMKP08]. **Predictability** [MXS19]. **Predicting** [PB16]. **Prediction** [CST⁺04, DVAE18, EF07, MHAD15, PGJ12, PB16, PS17, SYC07, SLKD14, SW19, ZCG18]. **Predictive** [WCYC09]. **predictor** [RZ06]. **Predictors** [SYC07]. **Prefetch** [PB16]. **Prefetcher** [BLKSA17, YYK⁺18]. **Prefetchers** [PB16]. **Prefetching** [AGJ18, LCW⁺16, PGJ12, TLG⁺11, ZMC17]. **Preprocessing** [YYK⁺18]. **Preserving** [MTM18]. **Pressure** [HCM10]. **Pressure-Aware** [HCM10]. **Prevent**

[LLSA18]. **Privacy** [MS16, MTM18]. **Privacy-Preserving** [MTM18]. **Proactive** [FJ08]. **Probabilistic** [EF07, RZ06]. **Problem** [HS04]. **Proceedings** [Ano10g]. **Process** [DOM⁺07, DOM⁺08, MTT12, Mus09, ZZJ18]. **Process-in-Memory** [ZZJ18]. **Process-Variation** [Mus09]. **Processing** [AG17, AA19, AWD⁺18, BHL⁺18, BGP⁺17, CTJ⁺17, CHK⁺18, FFAMK15, JPC18, KZL18, SRV⁺19, XCW⁺19]. **Processing-in** [JPC18]. **Processing-in-Memory** [BGP⁺17, XCW⁺19]. **Processor** [BDBS⁺08, CZYY11, KPEC10, KFJ⁺03, LCW⁺16, LJ04, MKSP05, VE18, YKMG15]. **Processors** [ADS⁺19, ACSV02, CXS18, FJ08, GGS19, GMM⁺19, LLPC19, LMC⁺09, Mus09, PGJ12, RADZ19, RYSN04, SMY15, TOIS17, TDO16, VS11, WCYC09, WB14, CMLV03, Zho06]. **Profiles** [CNHH15]. **Profiling** [CV15, GMMC15]. **Program** [KKL⁺07, NGS15, SSTS17, SHK15]. **Programmable** [DCG12, DEC⁺18]. **Programming** [KLKK14]. **Programs** [GRCV02, MPPS17, ORS⁺06]. **Progressive** [AG17]. **Protocol** [KSB19]. **Providing** [KKH14]. **PRR** [SKD09]. **Publication** [Ano11j]. **Publishing** [Ano12c, Ano13h, Ano13i].

Q [GMM⁺19]. **Q-Learning** [GMM⁺19]. **Quality** [YC15]. **Quantitative** [LPK16]. **Quantum** [AS18, ZB19]. **Quantum-Dot** [AS18]. **Quasi** [JDK⁺02]. **Quasi-Static** [JDK⁺02]. **quick** [Ano12k].

Race [EGWM14]. **Racetrack** [KHB⁺19]. **Radix** [SD04, SCL13]. **RAM** [JP13, MVJ17, YFPF14]. **Ramulator** [KYM16]. **Random** [RL09]. **Randomized** [RL08]. **Ransomware** [MPA⁺18]. **Rapid** [DVAE18, SRS11]. **RAS** [RCS15]. **Rate** [PL10]. **Rate-Based** [PL10]. **Read** [MVJ17, MSE⁺17, ZZJ18]. **Read-Disturbance** [MVJ17]. **Read-Once** [MSE⁺17]. **Real** [PPG⁺17]. **Real-Time** [PPG⁺17]. **Rebuttal** [BREM08]. **Reconfigurable** [LLD⁺18, LYL⁺16, SSSM18, TNC19, ZL18a]. **Recovery** [MPA⁺18, MAT17]. **ReDRAM** [SSSM18]. **Reduce** [Cit04, KG10]. **Reducing** [FHL⁺10, KWL13, KQGS16, Zha06]. **Reduction** [HLH16, KKKH18, KFJ⁺03, SCF04]. **Redundancy** [GWR08]. **Refactored** [LKA15]. **reference** [Rot08]. **Refresh** [KKKH18, LLSA18]. **Regional** [YJZ15]. **Register** [BSBD⁺08, EE16, Rot08]. **Registers** [BHD09]. **Regression** [YYK⁺18]. **Reliability** [ÇE14, DD18, HSUS11, SMY15, TMNK19]. **Reliable** [KMJ18, KKL⁺07]. **Relocation** [SKD09]. **Remapping** [WMZY17]. **Remote** [KSB19]. **Reordering** [SJM02]. **Replacement** [VGMSLN⁺18]. **Representation** [NGS15]. **Request** [SJM02]. **ReRAM** [LHZ19]. **ReRAM-Based** [LHZ19]. **ReRAMs** [ZZJ18]. **Resampling** [PL10]. **Research** [AWD⁺18, KL02]. **Reservation** [LZS⁺08]. **Resilience** [LBB⁺19, OKS⁺15, SKS⁺15, SHK15]. **Resiliency** [LLS⁺15]. **Resilient** [ODKK18]. **Resistive** [MLA⁺14, YKMG15, YWG17, ZL17]. **Resource** [KCP⁺19, KQD18, LZS⁺08, ODKK18, RMMLK16, CMLV03]. **resource-conscious** [CMLV03]. **Response** [FHL⁺10]. **Restating** [EE14]. **Results** [ACSV02, MKSP05, WB14]. **RETROFIT** [ZKF⁺18]. **Reuse** [BY17, CMP⁺14, LPK16, YHM17]. **Reusing** [MKSP05]. **Revenues** [DOM⁺07, DOM⁺08]. **Reviewers** [Ano11b, Ano12b, Ano13b]. **Revisiting** [WB14]. **Rich** [LBB⁺19]. **Rock** [Ano15h, Ano15i]. **Rollback** [MAT17].

Rollback-Recovery [MAT17]. **Roofline** [IPS14]. **Router** [KWL13, PL15, SRLP09, ZL18b]. **Routing** [FD08, GDF⁺04, GF16, KL18, MCKW10, RL08, RL09, SDTG04, SCF04, SCL13, TD02, XYZ15]. **Row** [KNQ15, LLSA18, SJM17]. **Row-Hammering** [LLSA18]. **RPPM** [DVAE18]. **RTSim** [KHB⁺19]. **Run** [KNGK15, LX08, RADZ19]. **Run-Time** [KNGK15, RADZ19, LX08]. **Runahead** [MKSP05, NFAE19, WB14]. **Runtime** [GMMC15, MPPS17, MXS19, ZB19]. **Runtime-Assisted** [MPPS17]. **Rusty** [MXS19].

s [Jac16a]. **SA** [SHW19]. **Safe** [MLK15]. **Safety** [ODKK18]. **Safety-Critical** [ODKK18]. **SALAD** [SCR⁺17]. **Sampled** [LJ04]. **Scalability** [VP16, MWK⁺06]. **Scalable** [APK⁺18, ABC⁺19, GWR08, MCY⁺12, RSRT19, SRV⁺19, TASA13, ZL18b]. **Scale** [AG17, DRGA12, DSVK12, HCM10, MTH11]. **Scaled** [ILXY18a, ILXY18b, KCPG18]. **ScaleGPU** [KLKK14]. **Scaling** [CTNL16, GO15, MLM⁺06, SPJ02, SCF04, YC15]. **SCC** [CLCG14]. **SCEPTER** [DPC16]. **Scheduling** [CCWY17, DK16, DC18, LLKS12, LKKS15, LA16, MNU⁺15, SBVB17]. **Scheme** [CLCG14, MMR17, SLC03, WJFH11]. **Second** [LMJ12]. **Section** [MNU⁺15]. **Section-Aware** [MNU⁺15]. **Secure** [ODKK18, Sez10, SM18]. **Security** [DK16, HSUS11, OSH16, Ano16d]. **Selective** [DV13, MVJ17]. **semantics** [BLM06]. **Semi** [MAHK18]. **Semi-Coherent** [MAHK18]. **Sensing** [HDAS18]. **Sensitive** [RYSN04]. **Sequence** [VRS18]. **Sequencing** [LJ18]. **sequential** [ORS⁺06]. **Serial** [JAM17]. **Server** [ADS⁺19, TMNK19, WLL17]. **Servers** [PHBC18]. **Service** [YC15]. **Service-Aware** [YC15]. **Services** [Ano10g, Ano12c]. **Set** [MMR17, YJZ15]. **Set-Granular** [YJZ15]. **Shader** [WCYC09]. **Shaping** [JLRA18]. **Shared** [CZYY11, FJ08, IXS18, SLKD14, SRLP09]. **Shared-Buffer** [SRLP09]. **Shared-Memory** [IXS18]. **Sharing** [GG17, KCP⁺19, LMJ12, RMMLK16, WYM⁺16]. **Shifting** [TVB⁺13]. **Shimmer** [TMNK19]. **Shutdown** [PHBC18]. **Short** [GWR08, ZZJ18]. **Should** [ZKW12]. **Shrink** [LWB13]. **Shrink-Fit** [LWB13]. **Shuffle** [WCZ⁺12]. **Shutdown** [WCYC09]. **Sifting** [AEJE17]. **Silicon** [CMP⁺14, DXSS15]. **SIMD** [WCZ⁺12]. **SimpleSSD** [JZA⁺18]. **SIMT** [LPK16]. **Simulation** [AKK16, ACG⁺07, DM06, Hos18, JZA⁺18, KL02, LHZ19, LJ04, SCL06]. **Simulation-Based** [KL02]. **Simulator** [Ano10a, FLSZ17, JC17, KHB⁺19, KYM16, PZX15, PHO⁺15, RCBJ11, XCW⁺19]. **Simulators** [BVL09, CAPS09]. **Simultaneous** [SHW19, WYM⁺16]. **Single** [BEA⁺13, KKL⁺15, KH18, KFJ⁺03, MNU⁺15, MJBD11, SD02]. **Single-Cycle** [MJBD11]. **Single-ISA** [KFJ⁺03, MNU⁺15]. **Single-Thread** [KH18]. **Size** [NMS14]. **Sizing** [LWB13]. **Slowdown** [ZCG18]. **Small** [JLA16]. **SMT** [HR10, KH18, RYSN04, SHW19, TVB⁺13]. **SMT-Directory** [HR10]. **SMT-SA** [SHW19]. **SoC** [MMY⁺14]. **Society** [Ano09a, Ano10c, Ano11i, Ano08c, Ano09l, Ano09m, Ano10f, Ano10l, Ano10a, Ano10n, Ano10m, Ano11i, Ano12j, Ano13j, Ano14e, Ano14f, Ano15f, Ano15g]. **Socket** [SPAP10]. **SoCs** [BHY⁺19]. **Soft** [EE16, EUVG06, KRB⁺13, PL15, SG14, YE07]. **Software** [BKA⁺09, CTJ⁺17, CV15, LMK06, MKM17, TVB⁺13, XWG⁺14]. **Solid** [JZA⁺18, SYC14, YNS⁺08]. **Solid-State** [SYC14]. **Source** [AWD⁺18, ILG10]. **Space** [DL19, LLPC19]. **Sparing** [MCM13]. **Sparse** [YG18]. **Spatial** [SW19, ZCG18]. **SPEC** [KL02]. **Special** [Ano10e].

Specialization [NGS15]. **Specific** [WCC14]. **Speculation** [MGI14, RL17, XJ09]. **Speculative** [GQLZ19, SLC03]. **Speed** [MTT12, MCRV07, ZL18a]. **Speedup** [LJ04]. **Spintronics** [CHK+18, LJ18]. **Spintronics-Based** [LJ18]. **SPMD** [GG11]. **SRAM** [MV15]. **SSD** [APK+18, KKP+18, LGLK17, MPA+18, TASA13]. **SSDs** [LKKS15, yPSS+10, TASA13, TMSA16]. **Stacking** [HRF+11]. **Stacks** [EHDH18, KNGK15]. **Stage** [EHDH18, NBH13]. **Stars** [Ano15h, Ano15i]. **State** [JZA+18, SYC14, YNS+08, ZAK+17]. **Static** [FUWT12, JDK+02]. **Statistical** [JLRA18, KCPG18, MS16]. **Stay** [Ano10f, Ano13j, GBK+09]. **Steroids** [JLA16]. **Stochastic** [KNG+18, Man15]. **Storage** [DSVK12, LKA15, PS17, WZLQ15]. **Storage-Free** [PS17]. **Store** [LHWB10]. **Stores** [HS04]. **Strategy** [HCM10]. **Stream** [KPEC10, MM03]. **Stream-Based** [MM03]. **Streaming** [KLZ12]. **Strict** [SJM02]. **String** [PLL08]. **Stripes** [JAM17]. **Structure** [CLJ+02, SSTS17, SJM17]. **STT** [ILXY18a, ILXY18b, JP13, MVJ17, YFPF14]. **STT-MRAM** [ILXY18a, ILXY18b]. **STT-RAM** [YFPF14]. **Student** [Ano10e]. **Studies** [DSVK12]. **Study** [NMS14]. **Studying** [ZTS16]. **Sub** [GGM+16]. **Sub-System** [GGM+16]. **subarray** [Zha06]. **Subtleties** [BLM06, KNGK15]. **Sufficient** [XYZ15]. **Suite** [MTM18, WLL17]. **Super** [WMZY17]. **Super-Dense** [WMZY17]. **Superscalar** [VE18]. **Supply** [KLZ12, MTT12]. **Support** [DKD07, GMMC15, KNQ15, MLK15, MKM17, MSI18]. **Supporting** [NSF+18, SRS11]. **Survive** [MAT17]. **Sustainable** [Wu14]. **SVSoC** [GQLZ19]. **SW** [DCG12]. **Switch** [DC18, TVB+13]. **Switched** [JLP07]. **Symmetric** [SCR+17]. **Synchronization** [LLD+18, SLC03]. **Synchronous** [LKKS15]. **Synctium** [KPEC10]. **System** [GGM+16, Jac16a, JZA+18, KNG+18, KL18, KSO+16, KLZ12, KR18, MXS19, RCBJ11, SJA+17, XL07, ZLS10, LLLM06]. **System-on-a-Chip** [XL07]. **Systems** [AKK16, BDBS+08, CLJ+02, CEA18, GQLZ19, GRCV02, HBL+10, ILG10, KJS+19, LBB+19, LJM+14, MAHK18, PPG+17, PL15, PZX15, PPG11, SLC03, SPAP10, TLG+11, ZVYW03, LHWB10]. **Systems-on-a-Chip** [GQLZ19]. **Systolic** [SHW19]. **Table** [Ano14g, Ano14h, Ano15j, Ano15k, Ano16p, Ano16n, Ano16o, KL18, Ano12h]. **Tackling** [RCS15]. **tag** [YE07]. **tag-match** [YE07]. **Tails** [SSTS17]. **Tangible** [SMLS15]. **Task** [KLZ12, MPPS17, LJM+14]. **Task-Based** [MPPS17]. **Task-Parallel** [KLZ12]. **TB** [Jac16a]. **TB/s** [Jac16a]. **TBM** [TMSA16]. **Technique** [AMW15, ILXY18a, KRB+13, MV15, Mus09, WCYC09]. **Techniques** [JDK+02, PL10]. **Temporal** [BLKSA17, EF07]. **TERMinator** [MTM18]. **There** [Ano12k]. **Thermal** [CFM+03, SRS11, Wu14]. **Thermally** [XYMY16]. **Thinking** [Ano16k]. **Third** [OSH16]. **Third-Party** [OSH16]. **Thread** [CCWY17, GBK+09, KKL+15, KH18, MNU+15, MGI14, RYSN04, SLKD14]. **Thread-Level** [MGI14]. **Thread-Sensitive** [RYSN04]. **Threaded** [VS11]. **Threading** [SMZ18]. **Threads** [HLH16, MKM17, ORS+06]. **Three** [RL08]. **Three-Dimensional** [RL08]. **Threshold** [KPEC10]. **Throttling** [UKM02]. **Throughput** [ILXY18a, ILXY18b, KKK13, LLPC19, Mic13, SRLP09, SCL13]. **Tile** [Mus09, CZYY11]. **Tile-Based** [Mus09]. **Tilera** [CZYY11]. **Time** [KNGK15, LLSA18, PPG+17, RADZ19, LX08]. **Timing** [RL17, XJ09]. **TLB** [CLJ+02, PHBC18]. **Toggle** [PBO+15]. **Toggle-Aware** [PBO+15]. **Tolerance** [EUVG06, Zho06].

Tolerant [GDF⁺04, HRF⁺11, PL15].
Topology [GD06, KBD07]. **Tori** [GDF⁺04, SDTG04]. **Torus** [RL09]. **Trace** [MM03]. **Traces** [PV06]. **Tradeoff** [SHK15].
Traffic [HLH16, JLRA18, TD02, ZLAE17].
Training [KR18, LHZ19]. **Transaction** [LZS⁺08]. **Transaction-Aware** [LZS⁺08].
Transactional [BKA⁺09, DD18, LLD⁺18, WJFH11, WYL⁺15, XWG⁺14, BLM06].
Transactions [Ano10b, Ano14c, Ano14d, Ano12k, Ano13e].
Transcending [CTJ⁺17]. **Transformation** [KKKH18, VD02]. **Translation** [LMJ12, LLLM06]. **Translation-Lookaside** [LMJ12]. **Transparent** [KKH14]. **Tree** [SJM17, Ant09, GVG⁺08]. **Trees** [SB18].
TrustZone [PPG⁺17]. **TrustZone-Assisted** [PPG⁺17]. **TUNE** [CXS18]. **Tuner** [LCW⁺16]. **Tuning** [CXS18, YMBA19]. **Turbo** [VMS17].
TWiCe [LLSA18]. **Twin** [TMSA16]. **TWL** [KJS⁺19].

Ultra [MTT12]. **Ultra-low** [MTT12].
Unaware [KLKK14]. **Understanding** [XHG⁺19]. **Unfairness** [SJA⁺17].
Unidirectional [Ant09, GVG⁺08].
Unification [RB14]. **Unified** [LHZ19].
UNISIM [ACG⁺07]. **Unit** [DCG12, GG17].
Units [GMMC15, JLRA18, MTT12].
Untitled [Ska09b, Ska10b, Ska11b]. **Unused** [KG10]. **updates** [RZ06]. **Upgrading** [IPS14]. **Ups** [MCRV07]. **Use** [FJ08].
Usefulness [PB16]. **User** [MLM⁺06, PZX15, LLLM06]. **User-Driven** [MLM⁺06]. **User-Friendly** [PZX15].
user-level [LLLM06]. **Using** [AG17, BHY⁺19, CHK⁺18, GGS19, GO15, KKP⁺18, KCP⁺19, KH18, LMT⁺09, LJ04, MCY⁺12, PL10, RADZ19, WLWZ19, WB14, YE07, YHM17, BREM08, JDK⁺02, MTT12, SLC03, SCL06, Zho06]. **Utilization** [TMSA16].

Validation [GWR08]. **Valley** [GBK⁺09].
Value [AS14, CST⁺04, KKKH18, SW19].
Value-Aware [AS14]. **Values** [EUVG06, KRB⁺13]. **Variability** [DRGA12, RCS15]. **Variation** [MTT12, Mus09]. **Variations** [DOM⁺07, DOM⁺08]. **Variety** [AG17].
vCache [KKH14]. **Verification** [ZLS10].
Versatile [WZLQ15]. **Vertical** [HRF⁺11, ILXY18b]. **Via** [KFJ⁺03, BY17, CCWY17, YMBA19].
View [KKH14]. **Virtual** [ÇE14, KNGK15, PHBC18]. **Virtualization** [SYC14]. **Virtualized** [HBL⁺10, KKH14].
Vision [GQLZ19]. **VLIW** [Jac16b].
VMOR [MSI18]. **Vol** [Ano15a, Ano16a, Ano16b, Ano17, Ano18, Ano19]. **Volatile** [PZX15, RM18, SM18, VHN15, WZLQ15].
Voltage [ÇTNL16, HDAS18, KCPG18, MTT12, SPJ02, SCF04, YC15]. **Voltages** [MTT12]. **vs** [GBK⁺09]. **Vulnerabilities** [HSUS11, KWKK18].

Warehouse [AG17, MTH11].
Warehouse-Scale [AG17, MTH11]. **Warp** [ZTS16]. **Way** [ZVYW03, Ano12k].
Way-Halting [ZVYW03]. **Wear** [KJS⁺19, LZLX15, ZKF⁺18].
Wear-Leveling [LZLX15]. **Wearables** [Ano15i]. **Web** [MGI14, VP16, ZSLR14].
Webpage [ZSLR14]. **Weight** [GG17].
Weight-Sharing [GG17]. **Weighted** [EE14, RL09]. **Weighted-IPC** [EE14].
Window [LLSA18]. **Wire** [Cit04, ZL18a].
Wire-Speed [ZL18a]. **Wires** [TNC19].
Word [VD02]. **Word-Interleaving** [VD02].
Words [KG10]. **Workers** [VP16]. **Worklist** [ZMC17]. **Worklist-Directed** [ZMC17].
Workload [EE14, KL02]. **Workloads** [BHL⁺18, DS09, LMT⁺09, XHG⁺19, ZAK⁺17]. **Worst** [SKTC05, SCL13, TD02].
Worst-Case [SCL13, TD02]. **Write** [ILXY18a, LKKS15, WMZY17]. **Writes** [ILXY18b].

X [XHG⁺19]. **XML** [BVL09]. **XML-Based** [BVL09].

Years [Ano10b]. **Yourself** [Ano10d].

Zebra [KKKH18]. **Zero** [KKKH18]. **Zero-Aware** [KKKH18].

References

- [AA19] Berkin Akin and Alaa R. Alameldeen. A case for asymmetric processing in memory. *IEEE Computer Architecture Letters*, 18(1):22–25, January/June 2019. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [ABC⁺19] Yehia Arafa, Abdel-Hameed A. Badawy, Gopinath Chenupati, Nandakishore Santhi, and Stephan Eidenbenz. PPT-GPU: Scalable GPU performance modeling. *IEEE Computer Architecture Letters*, 18(1):55–58, January/June 2019. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [ACG⁺07] D. August, J. Chang, S. Girbal, D. Gracia-Perez, G. Mouchard, D. A. Penry, O. Temam, and N. Vachharajani. UNISIM: An open simulation environment and library for complex architecture design and collaborative development. *IEEE Computer Architecture Letters*, 6(2):45–48, February 2007. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [ACSV02] C. Alvarez, J. Corbal, E. Salami, and M. Valero. Initial results on fuzzy floating point computation for multimedia processors. *IEEE Computer Architecture Letters*, 1(1):1, January 2002. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [AD06] Jung Ho Ahn and W. J. Dally. Data parallel address architecture. *IEEE Computer Architecture Letters*, 5(1):30–33, January 2006. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [ADS⁺19] V. Agrawal, M. A. Dinani, Y. Shui, M. Ferdman, and N. Honarmand. Massively parallel server processors. *IEEE Computer Architecture Letters*, 18(1):75–78, January/June 2019. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [AEJE17] Almutaz Adileh, Stijn Eyerman, Aamer Jaleel, and Lieven Eeckhout. Mind the power holes: Sifting operating

Akin:2019:CAP

Alvarez:2002:IRF

Arafa:2019:PGS

Ahn:2006:DPA

August:2007:UOS

Agrawal:2019:MPS

Adileh:2017:MPH

- points in power-limited heterogeneous multicores. *IEEE Computer Architecture Letters*, 16(1):56–59, January/June 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [AG17] **Ahmadvand:2017:UDV**
 Hossein Ahmadvand and Maziar Goudarzi. Using data variety for efficient progressive big data processing in warehouse-scale computers. *IEEE Computer Architecture Letters*, 16(2):166–169, July/December 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [AGJ18] **AlBarakat:2018:MFM**
 Laith M. AlBarakat, V. Paul Gratz, and Daniel A. Jiménez. MTB-Fetch: Multithreading aware hardware prefetching for chip multiprocessors. *IEEE Computer Architecture Letters*, 17(2):175–178, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [AKK16] **Alian:2016:PGS**
 Mohammad Alian, Daehoon Kim, and Nam Sung Kim. pdgem5: Simulation infrastructure for parallel/distributed computer systems. *IEEE Computer Architecture Letters*, 15(1):41–44, January/June 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [ALSJ09] **Ahn:2009:MDE**
 Jung Ho Ahn, Jacob Leverich, Robert S. Schreiber, and Norman P. Jouppi. Multicore DIMM: an energy efficient memory module with independently controlled DRAMs. *IEEE Computer Architecture Letters*, 8(1):5–8, January/June 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [AMW15] **Azriel:2015:PMT**
 Leonid Azriel, Avi Mendelson, and Uri Weiser. Peripheral memory: A technique for fighting memory bandwidth bottleneck. *IEEE Computer Architecture Letters*, 14(1):54–57, January/June 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano08a] **Anonymous:2008:EBC**
 Anonymous. Editorial board [cover2]. *IEEE Computer Architecture Letters*, 7(2):c2, July 2008. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano08b] **Anonymous:2008:FC**
 Anonymous. [front cover]. *IEEE Computer Architecture Letters*, 7(2):c1, July 2008. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Anonymous:2008:ICS

- [Ano08c] Anonymous. IEEE Computer Society [cover 4]. *IEEE Computer Architecture Letters*, 7(2):c4, July 2008. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Anonymous:2008:IA

- [Ano08d] Anonymous. Information for authors. *IEEE Computer Architecture Letters*, 7(2):c3, July 2008. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Anonymous:2009:AIC

- [Ano09a] Anonymous. Ad — IEEE Computer Society Digital Library. *IEEE Computer Architecture Letters*, 8(1):36, January/June 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Anonymous:2009:Aa

- [Ano09b] Anonymous. [advertisement]. *IEEE Computer Architecture Letters*, 8(1):35, January/June 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Anonymous:2009:Ab

- [Ano09c] Anonymous. [advertisement]. *IEEE Computer Architecture Letters*, 8(2):68, July/December 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Anonymous:2009:Ac

- [Ano09d] Anonymous. [advertisement]. *IEEE Computer Architecture Letters*, 8(2):69, July/December 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Anonymous:2009:Ad

- [Ano09e] Anonymous. [advertisement]. *IEEE Computer Architecture Letters*, 8(2):70, July/December 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Anonymous:2009:Ae

- [Ano09f] Anonymous. [advertisement]. *IEEE Computer Architecture Letters*, 8(2):71, July/December 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Anonymous:2009:Af

- [Ano09g] Anonymous. [advertisement]. *IEEE Computer Architecture Letters*, 8(2):72, July/December 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Anonymous:2009:EBCa

- [Ano09h] Anonymous. Editorial board [cover2]. *IEEE Computer Architecture Letters*, 8(1):c2, January/June 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

- [Ano09i] **Anonymous:2009:EBCb** Anonymous. Editorial board [cover2]. *IEEE Computer Architecture Letters*, 8(2):c2, July/December 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Ano09n]
- [Ano09j] **Anonymous:2009:FCa** Anonymous. [front cover]. *IEEE Computer Architecture Letters*, 8(1):c1, January/June 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Ano09o]
- [Ano09k] **Anonymous:2009:FCb** Anonymous. [front cover]. *IEEE Computer Architecture Letters*, 8(2):c1, July/December 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Ano10a]
- [Ano09l] **Anonymous:2009:ICSa** Anonymous. IEEE Computer Society [cover4]. *IEEE Computer Architecture Letters*, 8(1):c4, January/June 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Ano10b]
- [Ano09m] **Anonymous:2009:ICSb** Anonymous. IEEE Computer Society [cover4]. *IEEE Computer Architecture Letters*, 8(2):c4, July/December 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Ano10c]
- Anonymous:2009:IAa** Anonymous. Information for authors. *IEEE Computer Architecture Letters*, 8(1):c3, January/June 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Anonymous:2009:IAb** Anonymous. Information for authors. *IEEE Computer Architecture Letters*, 8(2):c3, July/December 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Anonymous:2010:ICsb** Anonymous. 2011 IEEE Computer Society simulator design competition. *IEEE Computer Architecture Letters*, 9(2):66, July/December 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Anonymous:2010:AIT** Anonymous. Advertisement — *IEEE Transactions on Computers* celebrates 60 years. *IEEE Computer Architecture Letters*, 9(2):65, July/December 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Anonymous:2010:ACS** Anonymous. Advertisement — Computer Society Digital Library. *IEEE Computer Architecture Letters*, 9(2):72,

- July/December 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Ano10h]
- [Ano10d] **Anonymous:2010:ADY**
 Anonymous. Advertisement — distinguish yourself with the CSDP. *IEEE Computer Architecture Letters*, 9(2):68, July/December 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Ano10i]
- [Ano10e] **Anonymous:2010:ASS**
 Anonymous. Advertisement — special student offer. *IEEE Computer Architecture Letters*, 9(2):67, July/December 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Ano10j]
- [Ano10f] **Anonymous:2010:ASC**
 Anonymous. Advertisement — stay connected to the IEEE Computer Society. *IEEE Computer Architecture Letters*, 9(2):71, July/December 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Ano10k]
- [Ano10g] **Anonymous:2010:CPS**
 Anonymous. Conference Proceedings Services (CPS) [advertisement]. *IEEE Computer Architecture Letters*, 9(2):69, July/December 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Ano10l]
- Anonymous:2010:EBCa**
 Anonymous. Editorial board [cover2]. *IEEE Computer Architecture Letters*, 9(1):c2, January/June 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Anonymous:2010:EBCb**
 Anonymous. Editorial board [cover2]. *IEEE Computer Architecture Letters*, 9(2):c2, July/December 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Anonymous:2010:FCa**
 Anonymous. [front cover]. *IEEE Computer Architecture Letters*, 9(1):c1, January/June 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Anonymous:2010:FCb**
 Anonymous. [front cover]. *IEEE Computer Architecture Letters*, 9(2):c1, July/December 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Anonymous:2010:ICSa**
 Anonymous. IEEE Computer Society [cover4]. *IEEE Computer Architecture Letters*, 9(1):c4, January/June 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

- [Ano10m] **Anonymous:2010:ICSd** Anonymous. IEEE Computer Society [cover4]. *IEEE Computer Architecture Letters*, 9(2):c4, July/December 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano10n] **Anonymous:2010:ICSb** Anonymous. IEEE Computer Society jobs. *IEEE Computer Architecture Letters*, 9(2):70, July/December 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano10o] **Anonymous:2010:IAa** Anonymous. Information for authors. *IEEE Computer Architecture Letters*, 9(1):c3, January/June 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano10p] **Anonymous:2010:IAb** Anonymous. Information for authors. *IEEE Computer Architecture Letters*, 9(2):c3, July/December 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano11a] **Anonymous:2011:AI** Anonymous. 2010 annual index. *IEEE Computer Architecture Letters*, 10(1):??, January/June 2011. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano11b] **Anonymous:2011:RL** Anonymous. 2010 reviewers list. *IEEE Computer Architecture Letters*, 10(1):28, January/June 2011. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano11c] **Anonymous:2011:Ca** Anonymous. Cover 2. *IEEE Computer Architecture Letters*, 10(1):c2, January/June 2011. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano11d] **Anonymous:2011:Cb** Anonymous. Cover 3. *IEEE Computer Architecture Letters*, 10(1):c3, January/June 2011. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano11e] **Anonymous:2011:Cd** Anonymous. Cover 3. *IEEE Computer Architecture Letters*, 10(2):c3, July/December 2011. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano11f] **Anonymous:2011:Cc** Anonymous. Cover 4. *IEEE Computer Architecture Letters*, 10(1):c4, January/June 2011. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

- [Ano11g] **Anonymous:2011:FCa** Anonymous. [front cover]. *IEEE Computer Architecture Letters*, 10(1):c1, January/June 2011. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Ano12b]
- [Ano11h] **Anonymous:2011:FCb** Anonymous. [front cover]. *IEEE Computer Architecture Letters*, 10(2):c1, July/December 2011. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Ano12c]
- [Ano11i] **Anonymous:2011:ICS** Anonymous. IEEE Computer Society [society information]. *IEEE Computer Architecture Letters*, 10(2):c4, July/December 2011. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Ano12d]
- [Ano11j] **Anonymous:2011:PI** Anonymous. Publication information. *IEEE Computer Architecture Letters*, 10(2):c2, July/December 2011. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Ano12e]
- [Ano12a] **Anonymous:2012:AI** Anonymous. 2011 annual index. *IEEE Computer Architecture Letters*, 11(1):??, January/June 2012. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Ano12f]
- Anonymous:2012:RL** Anonymous. 2011 reviewers list. *IEEE Computer Architecture Letters*, 11(1):25–26, January/June 2012. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Anonymous:2012:ACP** Anonymous. Advertisement — conference publishing services (cps). *IEEE Computer Architecture Letters*, 11(1):28, January/June 2012. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Anonymous:2012:BC** Anonymous. [back cover]. *IEEE Computer Architecture Letters*, 11(2):c4, July/December 2012. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Anonymous:2012:BIC** Anonymous. [back inside cover]. *IEEE Computer Architecture Letters*, 11(2):c3, July/December 2012. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Anonymous:2012:Ca** Anonymous. [cover2]. *IEEE Computer Architecture Letters*, 11(1):c2, January/June 2012. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

- [Ano12g] **Anonymous:2012:Cb**
 Anonymous. [cover3]. *IEEE Computer Architecture Letters*, 11(1):c3, January/June 2012. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Ano13a]
- [Ano12h] **Anonymous:2012:FCT**
 Anonymous. [front cover and table of contents]. *IEEE Computer Architecture Letters*, 11(1):c1, January/June 2012. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Ano13b]
- [Ano12i] **Anonymous:2012:FIC**
 Anonymous. [front inside cover]. *IEEE Computer Architecture Letters*, 11(2):c2, July/December 2012. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Ano13c]
- [Ano12j] **Anonymous:2012:ICS**
 Anonymous. IEEE Computer Society [back cover]. *IEEE Computer Architecture Letters*, 11(1):c4, January/June 2012. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Ano13d]
- [Ano12k] **Anonymous:2012:TNQ**
 Anonymous. There now is a quick and easy way to find out about our collection of *Transactions* [advertisement]. *IEEE Computer Architecture Letters*, 11(1):26, January/June 2012. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Ano13e]
- Anonymous:2013:AI**
 Anonymous. 2012 annual index. *IEEE Computer Architecture Letters*, 12(1):1–4, January/June 2013. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Anonymous:2013:RL**
 Anonymous. 2012 reviewers list. *IEEE Computer Architecture Letters*, 12(1):33–34, January/June 2013. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Anonymous:2013:BC**
 Anonymous. [back cover]. *IEEE Computer Architecture Letters*, 12(2):c4, July/December 2013. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Anonymous:2013:BIC**
 Anonymous. [back inside cover]. *IEEE Computer Architecture Letters*, 12(2):c3, July/December 2013. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Anonymous:2013:ITN**
 Anonymous. *IEEE Transactions* newsletter. *IEEE Computer Architecture Letters*, 12(1):36, January/June 2013.

CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).

Anonymous:2013:FC

[Ano13f] Anonymous. [front cover]. *IEEE Computer Architecture Letters*, 12(2):c1, July/December 2013. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).

Anonymous:2013:FC

[Ano13g] Anonymous. [front inside cover]. *IEEE Computer Architecture Letters*, 12(2):c2, July/December 2013. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).

Anonymous:2013:IOAa

[Ano13h] Anonymous. IEEE open access publishing. *IEEE Computer Architecture Letters*, 12(1):35, January/June 2013. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).

Anonymous:2013:IOAb

[Ano13i] Anonymous. IEEE open access publishing. *IEEE Computer Architecture Letters*, 12(2):71, July/December 2013. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).

Anonymous:2013:SCI

[Ano13j] Anonymous. Stay connected to the IEEE Computer Society. *IEEE Computer Ar-*

chitecture Letters, 12(2):72, July/December 2013. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).

Anonymous:2014:ICAA

[Ano14a] Anonymous. *IEEE Computer Architecture Letters* Editorial Board. *IEEE Computer Architecture Letters*, 13(2):C2, July/December 2014. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).

Anonymous:2014:ICAb

[Ano14b] Anonymous. *IEEE Computer Architecture Letters* information for authors. *IEEE Computer Architecture Letters*, 13(2):C3, July/December 2014. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).

Anonymous:2014:ITPa

[Ano14c] Anonymous. *IEEE Transactions on Pattern Analysis and Machine Intelligence* Editorial Board. *IEEE Computer Architecture Letters*, 13(1):C2, January/June 2014. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).

Anonymous:2014:ITPb

[Ano14d] Anonymous. *IEEE Transactions on Pattern Analysis and Machine Intelligence* information for authors. *IEEE Computer Architecture Letters*, 13

(1):C3, January/June 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Anonymous:2014:ICSa

[Ano14e] Anonymous. IEEE Computer Society. *IEEE Computer Architecture Letters*, 13(1):C4, January/June 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Anonymous:2014:ICsb

[Ano14f] Anonymous. IEEE Computer Society [advertisement]. *IEEE Computer Architecture Letters*, 13(2):C4, July/December 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Anonymous:2014:TCa

[Ano14g] Anonymous. Table of contents. *IEEE Computer Architecture Letters*, 13(1):C1–C4, January/June 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Anonymous:2014:TCb

[Ano14h] Anonymous. Table of contents. *IEEE Computer Architecture Letters*, 13(2):C1, July/December 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Anonymous:2015:IIC

[Ano15a] Anonymous. 2014 index *IEEE Computer Architecture Letters* vol. 13. *IEEE Com-*

puter Architecture Letters, 14(1):1–5, January/June 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Anonymous:2015:ICaA

[Ano15b] Anonymous. *IEEE Computer Architecture Letters* Editorial Board. *IEEE Computer Architecture Letters*, 14(1):C2, January/June 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Anonymous:2015:ICAc

[Ano15c] Anonymous. *IEEE Computer Architecture Letters* Editorial Board. *IEEE Computer Architecture Letters*, 14(2):C2, July/December 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Anonymous:2015:ICAb

[Ano15d] Anonymous. *IEEE Computer Architecture Letters* information for authors. *IEEE Computer Architecture Letters*, 14(1):C3, January/June 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Anonymous:2015:ICAd

[Ano15e] Anonymous. *IEEE Computer Architecture Letters* information for authors. *IEEE Computer Architecture Letters*, 14(2):C3, July/December 2015. CODEN ???? ISSN 1556-

6056 (print), 1556-6064 (electronic).

Anonymous:2015:ICSa

[Ano15f] Anonymous. IEEE Computer Society. *IEEE Computer Architecture Letters*, 14(1):C4, January/June 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Anonymous:2015:ICsb

[Ano15g] Anonymous. IEEE Computer Society. *IEEE Computer Architecture Letters*, 14(2):C4, July/December 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Anonymous:2015:RSC

[Ano15h] Anonymous. Rock stars of cybersecurity 2015 conference. *IEEE Computer Architecture Letters*, 14(1):84, January/June 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Anonymous:2015:RSW

[Ano15i] Anonymous. Rock stars of wearables. *IEEE Computer Architecture Letters*, 14(1):83, January/June 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Anonymous:2015:TCa

[Ano15j] Anonymous. Table of contents. *IEEE Computer Architecture Letters*, 14(1):C1, January/June 2015. CODEN

???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Anonymous:2015:TCb

[Ano15k] Anonymous. Table of contents. *IEEE Computer Architecture Letters*, 14(2):C1, July/December 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Anonymous:2016:IIcA

[Ano16a] Anonymous. 2015 index *IEEE Computer Architecture Letters* vol. 14. *IEEE Computer Architecture Letters*, 15(1):1–6, January/June 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Anonymous:2016:IIcB

[Ano16b] Anonymous. 2015 index *IEEE Computer Architecture Letters* vol. 14. *IEEE Computer Architecture Letters*, 15(1):1–6, January/June 2016. ISSN 1556-6056 (print), 1556-6064 (electronic).

Anonymous:2016:BC

[Ano16c] Anonymous. [back cover]. *IEEE Computer Architecture Letters*, 15(1):C4, January/June 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Anonymous:2016:ICS

[Ano16d] Anonymous. *IEEE Cyber Security. IEEE Computer Architecture Letters*, 15(1):68,

- January/June 2016. CODEN
???? ISSN 1556-6056 (print),
1556-6064 (electronic). [Ano16j]
- [Ano16e] **Anonymous:2016:Ca**
Anonymous. Cover. *IEEE
Computer Architecture Let-
ters*, 15(1):C2, January/June
2016. CODEN ???? ISSN
1556-6056 (print), 1556-6064
(electronic). [Ano16k]
- [Ano16f] **Anonymous:2016:Cb**
Anonymous. Cover. *IEEE
Computer Architecture Let-
ters*, 15(1):C2, January/June
2016. ISSN 1556-6056 (print),
1556-6064 (electronic). [Ano16k]
- [Ano16g] **Anonymous:2016:Cc**
Anonymous. Cover. *IEEE
Computer Architecture Let-
ters*, 15(1):C3, January/June
2016. CODEN ???? ISSN
1556-6056 (print), 1556-6064
(electronic). [Ano16l]
- [Ano16h] **Anonymous:2016:Cd**
Anonymous. Cover. *IEEE
Computer Architecture Let-
ters*, 15(1):C3, January/June
2016. ISSN 1556-6056 (print),
1556-6064 (electronic). [Ano16m]
- [Ano16i] **Anonymous:2016:Ce**
Anonymous. Cover. *IEEE
Computer Architecture Let-
ters*, 15(2):C2, July/December
2016. CODEN ???? ISSN
1556-6056 (print), 1556-6064
(electronic). [Ano16n]
- Anonymous:2016:Cf**
Anonymous. Cover. *IEEE
Computer Architecture Let-
ters*, 15(2):C3, July/December
2016. CODEN ???? ISSN
1556-6056 (print), 1556-6064
(electronic).
- Anonymous:2016:ENM**
Anonymous. Experience the
newest and most advanced
thinking in big data analyt-
ics. *IEEE Computer Archi-
tecture Letters*, 15(1):67, Jan-
uary/June 2016. CODEN
???? ISSN 1556-6056 (print),
1556-6064 (electronic).
- Anonymous:2016:IICc**
Anonymous. Introducing
IEEE Collabratec. *IEEE
Computer Architecture Let-
ters*, 15(1):66, January/June
2016. CODEN ???? ISSN
1556-6056 (print), 1556-6064
(electronic).
- Anonymous:2016:IICd**
Anonymous. Introducing
IEEE Collabratec. *IEEE
Computer Architecture Let-
ters*, 15(1):66, January/June
2016. ISSN 1556-6056 (print),
1556-6064 (electronic).
- Anonymous:2016:TCa**
Anonymous. Table of con-
tents. *IEEE Computer Ar-
chitecture Letters*, 15(1):C1,
January/June 2016. CODEN
???? ISSN 1556-6056 (print),
1556-6064 (electronic).

- [Ano16o] **Anonymous:2016:TCb**
 Anonymous. Table of contents. *IEEE Computer Architecture Letters*, 15(2):C1, July/December 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano16p] **Anonymous:2016:TCBa**
 Anonymous. Table of contents [back cover]. *IEEE Computer Architecture Letters*, 15(2):C4, July/December 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano17] **Anonymous:2017:IIC**
 Anonymous. 2016 index *IEEE Computer Architecture Letters* vol. 15. *IEEE Computer Architecture Letters*, 16(1):1–6, January/June 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano18] **Anonymous:2018:IIC**
 Anonymous. 2017 index *IEEE Computer Architecture Letters* vol. 16. *IEEE Computer Architecture Letters*, 17(1):1–6, January/June 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ano19] **Anonymous:2019:IIC**
 Anonymous. 2018 index *IEEE Computer Architecture Letters* vol. 17. *IEEE Computer Architecture Letters*, 18(1):1–8, January/June 2019. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Ant09] **Antelo:2009:CBF**
 Elisardo Antelo. A comment on “Beyond Fat-tree: Unidirectional Load-Balanced Multistage Interconnection Network”. *IEEE Computer Architecture Letters*, 8(1):33–34, January/June 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). See [GVG⁺08].
- [APK⁺18] **Ajdari:2018:SHB**
 Mohammadamin Ajdari, Pyeongsu Park, Dongup Kwon, Joon-sung Kim, and Jangwoo Kim. A scalable HW-based inline deduplication for SSD arrays. *IEEE Computer Architecture Letters*, 17(1):47–50, January/June 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [AS14] **Arelakis:2014:CVA**
 Angelos Arelakis and Per Stenström. A case for a value-aware cache. *IEEE Computer Architecture Letters*, 13(1):1–4, January/June 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [AS18] **Almatrood:2018:DGP**
 Amjad F. Almatrood and Harpreet Singh. Design of generalized pipeline cellular

- array in quantum-dot cellular automata. *IEEE Computer Architecture Letters*, 17(1): 29–32, January/June 2018. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic). [BDJ06]
- [AW15] Muhammad Shoaib Bin Altaf and David A. Wood. LogCA: A performance model for hardware accelerators. *IEEE Computer Architecture Letters*, 14(2):132–135, July/December 2015. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic). [BEA+13]
- [AWD+18] Kevin Angstadt, Jack Wadden, Vinh Dang, Ted Xie, Dan Kramp, Westley Weimer, Mircea Stan, and Kevin Skadron. MNCaRT: An open-source, multi-architecture automata-processing research and execution ecosystem. *IEEE Computer Architecture Letters*, 17(1):84–87, January/June 2018. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic). [BGP+17]
- [BDBS+08] J. Balfour, W. Dally, D. Black-Schaffer, V. Parikh, and J. Park. An energy-efficient processor architecture for embedded systems. *IEEE Computer Architecture Letters*, 7(1):29–32, January 2008. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic). [Bracy:2006:DAC]
- A. Bracy, K. Doshi, and Q. Jacobson. Disintermediated active communication. *IEEE Computer Architecture Letters*, 5(2):15, February 2006. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Blem:2013:MMA] Emily Blem, Hadi Esmaeilzadeh, Renee St Amant, Karthikeyan Sankaralingam, and Doug Burger. Multicore model from abstract single core inputs. *IEEE Computer Architecture Letters*, 12(2): 59–62, July/December 2013. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Boroumand:2017:LEC] Amirali Boroumand, Saugata Ghose, Minesh Patel, Hasan Hassan, Brandon Lucia, Kevin Hsieh, Krishna T. Malladi, Hongzhong Zheng, and Onur Mutlu. LazyPIM: An efficient cache coherence mechanism for processing-in-memory. *IEEE Computer Architecture Letters*, 16(1): 46–50, January/June 2017. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Balfour:2008:EEP] J. Balfour, W. Dally, D. Black-Schaffer, V. Parikh, and J. Park. An energy-efficient processor architecture for embedded systems. *IEEE Computer Architecture Letters*, 7(1):29–32, January 2008. CODEN ????? ISSN 1556-

- [BHD09] **Balfour:2009:ORE**
James Balfour, R. Curtis Harting, and William J. Dally. Operand registers and explicit operand forwarding. *IEEE Computer Architecture Letters*, 8(2):60–63, July/December 2009. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [BHL⁺18] **Basak:2018:ECC**
Abanti Basak, Xing Hu, Shuangchen Li, Sang Min Oh, and Yuan Xie. Exploring core and cache hierarchy bottlenecks in graph processing workloads. *IEEE Computer Architecture Letters*, 17(2):197–200, July/December 2018. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [BHY⁺19] **Bhardwaj:2019:DOC**
K. Bhardwaj, M. Havasi, Y. Yao, D. M. Brooks, J. M. H. Lobato, and G. Wei. Determining optimal coherency interface for many-accelerator SoCs using Bayesian optimization. *IEEE Computer Architecture Letters*, 18(2):119–123, July 2019. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [BKA⁺09] **Baldassin:2009:CEC**
Alexandro Baldassin, Felipe Klein, Guido Araujo, Rodolfo Azevedo, and Paulo Centoducatte. Characterizing the energy consumption of software transactional memory. *IEEE Computer Architecture Letters*, 8(2):56–59, July/December 2009. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [BLKSA17] **Bakhshalipour:2017:ETD**
Mohammad Bakhshalipour, Pejman Lotfi-Kamran, and Hamid Sarbazi-Azad. An efficient temporal data prefetcher for L1 caches. *IEEE Computer Architecture Letters*, 16(2):99–102, July/December 2017. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [BLM06] **Blundell:2006:STM**
C. Blundell, E. C. Lewis, and M. M. K. Martin. Subtleties of transactional memory atomicity semantics. *IEEE Computer Architecture Letters*, 5(2):17, February 2006. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [BREM08] **Biswas:2008:CAA**
A. Biswas, P. Racunas, J. Emer, and S. Mukherjee. Computing accurate AVFs using ACE analysis on performance models: A rebuttal. *IEEE Computer Architecture Letters*, 7(1):21–24, January 2008. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic).

- [BS17] **Beckmann:2017:CCM**
 Nathan Beckmann and Daniel Sanchez. Cache calculus: Modeling caches through differential equations. *IEEE Computer Architecture Letters*, 16(1):1–5, January/June 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [BSBD+08] **Black-Schaffer:2008:HIR**
 D. Black-Schaffer, J. Balfour, W. Dally, V. Parikh, and J. Park. Hierarchical instruction register organization. *IEEE Computer Architecture Letters*, 7(2):41–44, July 2008. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [BVL09] **Barnes:2009:XBA**
 Christopher Barnes, Pranav Vaidya, and Jaehwan John Lee. An XML-based ADL framework for automatic generation of multithreaded computer architecture simulators. *IEEE Computer Architecture Letters*, 8(1):13–16, January/June 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [BY17] **Badawy:2017:GLO**
 Abdel-Hameed A. Badawy and Donald Yeung. Guiding locality optimizations for graph computations via reuse distance analysis. *IEEE Computer Architecture Letters*, 16(2):119–122, July/December 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [CAPS09] **Chiou:2009:AFF**
 Derek Chiou, Hari Angepat, Nikhil A. Patil, and Dam Sunwoo. Accurate functional-first multicore simulators. *IEEE Computer Architecture Letters*, 8(2):64–67, July/December 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [CCWY17] **Chen:2017:IGP**
 Li-Jhan Chen, Hsiang-Yun Cheng, Po-Han Wang, and Chia-Lin Yang. Improving GPGPU performance via cache locality aware thread block scheduling. *IEEE Computer Architecture Letters*, 16(2):127–131, July/December 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [ÇE14] **Çakmakci:2014:EVA**
 Yaman Çakmakçi and Oğuz Ergin. Exploiting virtual addressing for increasing reliability. *IEEE Computer Architecture Letters*, 13(1):29–32, January/June 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [CEA18] **Choukse:2018:CEM**
 Esha Choukse, Mattan Erez, and Alaa Alameldeen. CompressPoints: An evaluation

- methodology for compressed memory systems. *IEEE Computer Architecture Letters*, 17(2):126–129, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Cit04]
- [CFM⁺03] A. Cohen, F. Finkelstein, A. Mendelson, R. Ronen, and D. Rudoy. On estimating optimal performance of CPU dynamic thermal management. *IEEE Computer Architecture Letters*, 2(1):6, January 2003. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). **Cohen:2003:EOP**
- [CGY⁺14] Zheng Chen, Huaxi Gu, Yintang Yang, Luying Bai, and Hui Li. A power efficient and compact optical interconnect for network-on-chip. *IEEE Computer Architecture Letters*, 13(1):5–8, January/June 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). **Chen:2014:PEC**
- [CHK⁺18] Zamshed Chowdhury, Jonathan D. Harms, S. Karen Khatamifard, Masoud Zabihi, Yang Lv, Andrew P. Lyle, Sachin S. Sapatnekar, Ulya R. Karpuzcu, and Jian-Ping Wang. Efficient in-memory processing using spintronics. *IEEE Computer Architecture Letters*, 17(1):42–46, January/June 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). **Chowdhury:2018:EMP**
- [CLCG14] Yu-Liang Chou, Shaoshan Liu, Eui-Young Chung, and Jean-Luc Gaudiot. An energy and performance efficient DVFS scheme for irregular parallel divide-and-conquer algorithms on the Intel SCC. *IEEE Computer Architecture Letters*, 13(1):13–16, January/June 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). **Chou:2014:EPE**
- [CLJ⁺02] Jin-Hyuck Choi, Jung-Hoon Lee, Seh-Woong Jeong, Shin-Dug Kim, and C. Weems. A low power TLB structure for embedded systems. *IEEE Computer Architecture Letters*, 1(1):3, January 2002. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). **Choi:2002:LPT**
- [CM08] S. Cho and R. Melhem. Corollaries to Amdahl’s Law for en- **Cho:2008:CAL**

ergy. *IEEE Computer Architecture Letters*, 7(1):25–28, January 2008. CODEN ???? [CST+04]
ISSN 1556-6056 (print), 1556-6064 (electronic).

Cristal:2003:CRC

[CMLV03] A. Cristal, J. F. Martinez, J. Llosa, and M. Valero. A case for resource-conscious out-of-order processors. *IEEE Computer Architecture Letters*, 2(1):7, January 2003. CODEN ???? [CTJ+17]
ISSN 1556-6056 (print), 1556-6064 (electronic).

Cota:2014:AMR

[CMP+14] Emilio G. Cota, Paolo Mantovani, Michele Petracca, Mario R. Casu, and Luca P. Carloni. Accelerator memory reuse in the dark silicon era. *IEEE Computer Architecture Letters*, 13(1):9–12, January/June 2014. CODEN ???? [ÇTNL16]
ISSN 1556-6056 (print), 1556-6064 (electronic).

Carlson:2015:EPM

[CNHH15] Trevor E. Carlson, Siddharth Nilakantan, Mark Hempstead, and Wim Heirman. Epoch profiles: Microarchitecture-based application analysis and optimization. *IEEE Computer Architecture Letters*, 14(1):30–33, January/June 2015. CODEN ???? [CV15]
ISSN 1556-6056 (print), 1556-6064 (electronic).

Ceze:2004:CHL

L. Ceze, K. Strauss, J. Tuck, J. Renau, and J. Torrellas. CAVA: Hiding L2 misses with checkpoint-assisted value prediction. *IEEE Computer Architecture Letters*, 3(1):7, January 2004. CODEN ????
ISSN 1556-6056 (print), 1556-6064 (electronic).

Carlson:2017:THL

Trevor E. Carlson, Kim-Anh Tran, Alexandra Jimborean, Konstantinos Koukos, Magnus Själander, and Stefanos Kaxiras. Transcending hardware limits with software out-of-order processing. *IEEE Computer Architecture Letters*, 16(2):162–165, July/December 2017. CODEN ????
ISSN 1556-6056 (print), 1556-6064 (electronic).

Çakmakci:2016:CPG

Yaman Çakmakçi, Will Toms, Javier Navaridas, and Mikel Lujan. Cyclic power-gating as an alternative to voltage and frequency scaling. *IEEE Computer Architecture Letters*, 15(2):77–80, July/December 2016. CODEN ????
ISSN 1556-6056 (print), 1556-6064 (electronic).

Chen:2015:HSC

Jie Chen and Guru Venkataramani. A hardware-software cooperative approach for application energy profiling.

- IEEE Computer Architecture Letters*, 14(1):5–8, January/June 2015. CODEN ???? [DC18]
ISSN 1556-6056 (print), 1556-6064 (electronic).
- [CVP12] **Chen:2012:NPD**
Jie Chen, Guru Venkataramani, and Gabriel Parmer. The need for power debugging in the multi-core environment. *IEEE Computer Architecture Letters*, 11(2):57–60, July/December 2012. CODEN ???? [DCG12]
ISSN 1556-6056 (print), 1556-6064 (electronic).
- [CXS18] **Christoforidis:2018:CTC**
Eleftherios-Iordanis Christoforidis, Sotirios Xydis, and Dimitrios Soudris. CF-TUNE: Collaborative filtering auto-tuning for energy efficient many-core processors. *IEEE Computer Architecture Letters*, 17(1):25–28, January/June 2018. CODEN ???? [DD18]
ISSN 1556-6056 (print), 1556-6064 (electronic).
- [CZYY11] **Choi:2011:EID**
Inseok Choi, Minshu Zhao, Xu Yang, and Donald Yeung. Experience with improving distributed shared cache performance on Tilera’s Tile processor. *IEEE Computer Architecture Letters*, 10(2):45–48, July/December 2011. CODEN ???? [DEC+18]
ISSN 1556-6056 (print), 1556-6064 (electronic).
- Durkovic:2018:BNS**
Srdjan Durkovic and Zoran Cica. Birkhoff–von Neumann switch based on greedy scheduling. *IEEE Computer Architecture Letters*, 17(1):13–16, January/June 2018. CODEN ????
ISSN 1556-6056 (print), 1556-6064 (electronic).
- Deb:2012:HSC**
Abhishek Deb, Josep Maria Codina, and Antonio Gonzalez. A HW/SW co-designed programmable functional unit. *IEEE Computer Architecture Letters*, 11(1):9–12, January/June 2012. CODEN ????
ISSN 1556-6056 (print), 1556-6064 (electronic).
- Do:2018:CRL**
Sang Wook Stephen Do and Michel Dubois. Core reliability: Leveraging hardware transactional memory. *IEEE Computer Architecture Letters*, 17(2):105–108, July/December 2018. CODEN ????
ISSN 1556-6056 (print), 1556-6064 (electronic).
- Delshadtehrani:2018:NPM**
Leila Delshadtehrani, Schuyler Eldridge, Sadullah Canakci, Manuel Egele, and Ajay Joshi. Nile: A programmable monitoring coprocessor. *IEEE Computer Architecture Letters*, 17(1):92–

- 95, January/June 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [DK13] **Delimitrou:2013:NCD** [DM06] Christina Delimitrou and Christos Kozyrakis. The Netflix challenge: Datacenter edition. *IEEE Computer Architecture Letters*, 12(1):29–32, January/June 2013. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [DK16] **Delimitrou:2016:SID** [DOM⁺07] Christina Delimitrou and Christos Kozyrakis. Security implications of data mining in cloud scheduling. *IEEE Computer Architecture Letters*, 15(2):109–112, July/December 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [DKD07] **Dieter:2007:LCM** [DOM⁺08] W. R. Dieter, A. Kaveti, and H. G. Dietz. Low-cost microarchitectural support for improved floating-point accuracy. *IEEE Computer Architecture Letters*, 6(1):13–16, January 2007. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [DL19] **Denby:2019:OEC** [DPC16] Bradley Denby and Brandon Lucia. Orbital edge computing: Machine inference in space. *IEEE Computer Architecture Letters*, 18(1):59–62, January/June 2019. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Donald:2006:EPP** J. Donald and M. Martonosi. An efficient, practical parallelization methodology for multicore architecture simulation. *IEEE Computer Architecture Letters*, 5(2):14, February 2006. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Das:2007:MMC** A. Das, S. Ozdemir, G. Memik, J. Zambreno, and A. Choudhary. Microarchitectures for managing chip revenues under process variations. *IEEE Computer Architecture Letters*, 6(2):29–32, February 2007. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Das:2008:MMC** A. Das, S. Ozdemir, G. Memik, J. Zambreno, and A. Choudhary. Microarchitectures for managing chip revenues under process variations. *IEEE Computer Architecture Letters*, 7(1):5–8, January 2008. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Daya:2016:THP** Bhavya K. Daya, Li-Shiuan Peh, and Anantha P. Chandrakasan. Towards high-

- performance bufferless NoCs with SCEPTER. *IEEE Computer Architecture Letters*, 15(1):62–65, January/June 2016. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic). [DV13]
- [DRGA12] John D. Davis, Suzanne Rivoire, Moises Goldszmidt, and Ehsan K. Ardestani. Including variability in large-scale cluster power models. *IEEE Computer Architecture Letters*, 11(2):29–32, July/December 2012. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic). [Davis:2012:IVL]
- [DS09] Aniruddha Desai and Jugdutt Singh. Architecture independent characterization of embedded Java workloads. *IEEE Computer Architecture Letters*, 8(1):29–32, January/June 2009. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic). [Desai:2009:AIC]
- [DSVK12] Christina Delimitrou, Sriram Sankar, Kushagra Vaid, and Christos Kozyrakis. Decoupling datacenter storage studies from access to large-scale applications. *IEEE Computer Architecture Letters*, 11(2):53–56, July/December 2012. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic). [Delimitrou:2012:DDS]
- [DXSS15] Dionysios Diamantopoulos, Sotirios Xydis, Kostas Siozios, and Dimitrios Soudris. Mitigating memory-induced dark silicon in many-accelerator architectures. *IEEE Computer Architecture Letters*, 14(2):136–139, July/December 2015. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic). [Diamantopoulos:2015:MMI]
- [EE14] Stijn Eyerman and Lieven Eeckhout. Restating the case for weighted-IPC metrics to evaluate multiprogram workload performance. [Eyerman:2014:RCW]
- [Duong:2013:CAS] Nam Duong and Alexander V. Veidenbaum. Compiler-assisted, selective out-of-order commit. *IEEE Computer Architecture Letters*, 12(1):21–24, January/June 2013. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [DVAE18] Sander De Pestel, Sam Van den Steen, Shoaib Akram, and Lieven Eeckhout. RPPM: Rapid performance prediction of multithreaded applications on multicore hardware. *IEEE Computer Architecture Letters*, 17(2):183–186, July/December 2018. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic). [DePestel:2018:RRP]

IEEE Computer Architecture Letters, 13(2):93–96, July/December 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Eker:2016:EEC

[EE16]

Abdulaziz Eker and Oğuz Ergin. Exploiting existing copies in register file for soft error correction. *IEEE Computer Architecture Letters*, 15(1):17–20, January/June 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Eeckhout:2013:MNE

[Eec13]

Lieven Eeckhout. A message from the new Editor-in-Chief and introduction of new Associate Editors. *IEEE Computer Architecture Letters*, 12(1):2, January/June 2013. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Etsion:2007:PPT

[EF07]

Y. Etsion and D. G. Feitelson. Probabilistic prediction of temporal locality. *IEEE Computer Architecture Letters*, 6(1):17–20, January 2007. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Efraim:2014:EAR

[EGWM14]

Rotem Efraim, Ran Ginosar, C. Weiser, and Avi Mendelson. Energy aware race to halt: A down to EARtH

approach for platform energy management. *IEEE Computer Architecture Letters*, 13(1):25–28, January/June 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Eyerman:2018:MSC

[EHDH18]

Stijn Eyerman, Wim Heirman, Kristof Du Bois, and Ibrahim Hur. Multi-stage CPI stacks. *IEEE Computer Architecture Letters*, 17(1):55–58, January/June 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Eisley:2006:NCC

[EPS06]

N. Eisley, Li-Shiuan Peh, and Li Shang. In-network cache coherence. *IEEE Computer Architecture Letters*, 5(1):34–37, January 2006. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Ergin:2006:ENV

[EUVG06]

O. Ergin, O. Unsal, X. Vera, and A. Gonzalez. Exploiting narrow values for soft error tolerance. *IEEE Computer Architecture Letters*, 5(2):12, February 2006. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Flich:2008:LBD

[FD08]

J. Flich and J. Duato. Logic-based distributed routing for NoCs. *IEEE Computer Architecture Letters*, 7(1):13–16,

January 2008. CODEN ????
ISSN 1556-6056 (print), 1556-6064 (electronic).

Farmahini-Farahani:2015:DAA

- [FFAMK15] Amin Farmahini-Farahani, Jung Ho Ahn, Katherine Morrow, and Nam Sung Kim. DRAMA: An architecture for accelerated processing near memory. *IEEE Computer Architecture Letters*, 14(1):26–29, January/June 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Fang:2010:BRP

- [FHL⁺10] Zhen Fang, Erik G. Hallnor, Bin Li, Michael Leddige, Donglai Dai, Seung Eun Lee, Srihari Makineni, and Ravi Iyer. Boomerang: Reducing power consumption of response packets in NoCs with minimal performance impact. *IEEE Computer Architecture Letters*, 9(2):49–52, July/December 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Fide:2008:PUS

- [FJ08] S. Fide and S. Jenks. Proactive use of shared L3 caches to enhance cache communications in multi-core processors. *IEEE Computer Architecture Letters*, 7(2):57–60, July 2008. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Feng:2017:HHC

- [FLSZ17] Liang Feng, Hao Liang, Sharad Sinha, and Wei Zhang. HeteroSim: A heterogeneous CPU–FPGA simulator. *IEEE Computer Architecture Letters*, 16(1):38–41, January/June 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Finlayson:2012:OSP

- [FUWT12] Ian Finlayson, Gang-Ryung Uh, David Whalley, and Gary Tyson. An overview of static pipelining. *IEEE Computer Architecture Letters*, 11(1):17–20, January/June 2012. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Gaudiot:2009:INE

- [Gau09] Jean-Luc Gaudiot. Introducing the new Editor-in-Chief of *IEEE Computer Architecture Letters*. *IEEE Computer Architecture Letters*, 8(2):37–38, July/December 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Guz:2009:MCV

- [GBK⁺09] Zvika Guz, Evgeny Bolotin, Idit Keidar, Avinoam Kolodny, Avi Mendelson, and Uri C. Weiser. Many-core vs. many-thread machines: Stay away from the valley. *IEEE Computer Architecture Letters*, 8(1):25–28, January/

June 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Gupta:2006:TOI

[GD06]

A. K. Gupta and W. J. Dally. Topology optimization of interconnection networks. *IEEE Computer Architecture Letters*, 5(1):10–13, January 2006. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Gan:2018:AIC

[GD18]

Yu Gan and Christina Delimitrou. The architectural implications of cloud microservices. *IEEE Computer Architecture Letters*, 17(2):155–158, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Gomez:2004:EFT

[GDF⁺04]

M. E. Gomez, J. Duato, J. Flich, P. Lopez, A. Robles, N. A. Nordbotten, O. Lysne, and T. Skeie. An efficient fault-tolerant routing methodology for meshes and tori. *IEEE Computer Architecture Letters*, 3(1):3, January 2004. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Gorgues:2016:EPC

[GF16]

Miguel Gorgues and Jose Flich. End-point congestion filter for adaptive routing with congestion-insensitive

performance. *IEEE Computer Architecture Letters*, 15(1):9–12, January/June 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Gou:2011:ESH

[GG11]

Chunyang Gou and Georgi N. Gaydadjiev. Exploiting SPMD horizontal locality. *IEEE Computer Architecture Letters*, 10(1):20–23, January/June 2011. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Garland:2017:LCM

[GG17]

James Garland and David Gregg. Low complexity multiply accumulate unit for weight-sharing convolutional neural networks. *IEEE Computer Architecture Letters*, 16(2):132–135, July/December 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Garcia:2016:CMP

[GGM⁺16]

P. Garcia, T. Gomes, J. Monteiro, A. Tavares, and M. Ekpanyapong. On-chip message passing sub-system for embedded inter-domain communication. *IEEE Computer Architecture Letters*, 15(1):33–36, January/June 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

- [GGS19] **Golestani:2019:PMB**
 H. Golestani, G. Gupta, and R. Sen. Performance modeling and bottleneck analysis of EDGE processors using dependence graphs. *IEEE Computer Architecture Letters*, 18(1):79–82, January/June 2019. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [GKKW07] **Guz:2007:NCO**
 Z. Guz, I. Keidar, A. Kolodny, and U. Weiser. Nahalal: Cache organization for chip multiprocessors. *IEEE Computer Architecture Letters*, 6(1):21–24, January 2007. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [GMM⁺19] **Gupta:2019:DQL**
 Ujjwal Gupta, Sumit K. Mandal, Manqing Mao, Chaitali Chakrabarti, and Umit Y. Ogras. A deep Q-learning approach for dynamic management of heterogeneous processors. *IEEE Computer Architecture Letters*, 18(1):14–17, January/June 2019. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [GMMC15] **Gibert:2015:PSR**
 Enric Gibert, Raul Martínez, Carlos Madriles, and Josep M. Codina. Profiling support for runtime managed code: Next generation performance monitoring units. *IEEE Computer Architecture Letters*, 14(1):62–65, January/June 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [GO15] **Gupta:2015:CEO**
 Ujjwal Gupta and Umit Y. Ogras. Constrained energy optimization in heterogeneous platforms using generalized scaling models. *IEEE Computer Architecture Letters*, 14(1):21–25, January/June 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [GPS06] **Gaudiot:2006:F**
 J.-L. Gaudiot, Y. Patt, and K. Skadon. Foreword. *IEEE Computer Architecture Letters*, 5(1):11, January 2006. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [GQLZ19] **Gan:2019:SSV**
 Yiming Gan, Yuxian Qiu, Jingwen Leng, and Yuhao Zhu. SVSoC: Speculative vision systems-on-a-chip. *IEEE Computer Architecture Letters*, 18(1):47–50, January/June 2019. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [GRCV02] **Gordon-Ross:2002:EFP**
 A. Gordon-Ross, S. Cotterell, and F. Vahid. Exploiting fixed programs in embedded

- systems: A loop cache example. *IEEE Computer Architecture Letters*, 1(1):2, January 2002. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [HBL+10]
- [GSG+17] **Gottscho:2017:MIM**
Mark Gottscho, Mohammed Shoaib, Sriram Govindan, Bikash Sharma, Di Wang, and Puneet Gupta. Measuring the impact of memory errors on application performance. *IEEE Computer Architecture Letters*, 16(1):51–55, January/June 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [HCM10]
- [GVG+08] **GomezRequena:2008:BFT**
C. Gomez Requena, F. Gilabert Villamon, M. Gomez, P. Lopez, and J. Duato. Beyond fat-tree: Unidirectional load-balanced multistage interconnection network. *IEEE Computer Architecture Letters*, 7(2):49–52, July 2008. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). See comment [Ant09]. [HDAS18]
- [GWR08] **Golander:2008:DDS**
A. Golander, S. Weiss, and R. Ronen. DDMR: Dynamic and scalable dual modular redundancy with short validation intervals. *IEEE Computer Architecture Letters*, 7(2):65–68, July 2008. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [HLH16]
- Hoang:2010:CAN**
Giang Hoang, Chang Bae, John Lange, Lide Zhang, Peter Dinda, and Russ Joseph. A case for alternative nested paging models for virtualized systems. *IEEE Computer Architecture Letters*, 9(1):17–20, January/June 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Hammoud:2010:DPA]
- Mohammad Hammoud, Sangyeun Cho, and Rami G. Melhem. A dynamic pressure-aware associative placement strategy for large scale chip multiprocessors. *IEEE Computer Architecture Letters*, 9(1):29–32, January/June 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Hadjilambrou:2018:SCV]
- Zacharias Hadjilambrou, Shidhartha Das, Marco A. Antoniadis, and Yiannakis Sazeides. Sensing CPU voltage noise through electromagnetic emanations. *IEEE Computer Architecture Letters*, 17(1):68–71, January/June 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Hu:2016:TDM]
- Qi Hu, Peng Liu, and Michael C. Huang. Threads

and data mapping: Affinity analysis for traffic reduction. *IEEE Computer Architecture Letters*, 15(2):133–136, July/December 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Hashemi:2016:EEB

[HMCP16]

Milad Hashemi, Debbie Marr, Doug Carmean, and Yale N. Patt. Efficient execution of bursty applications. *IEEE Computer Architecture Letters*, 15(2):85–88, July/December 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Hoseinzadeh:2018:FBS

[Hos18]

Morteza Hoseinzadeh. Flow-based simulation methodology. *IEEE Computer Architecture Letters*, 17(1):51–54, January/June 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Hilton:2010:SDE

[HR10]

Andrew Hilton and Amir Roth. SMT-Directory: Efficient load-load ordering for SMT. *IEEE Computer Architecture Letters*, 9(1):25–28, January/June 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Hernandez:2011:FTV

[HRF⁺11]

Carles Hernandez, Antoni Roca, Jose Flich, Federico Silla, and Jose Duato. Fault-tolerant vertical link design

for effective 3d stacking. *IEEE Computer Architecture Letters*, 10(2):41–44, July/December 2011. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Holloway:2004:CPS

[HS04]

A. L. Holloway and G. S. Sohi. Characterization of problem stores. *IEEE Computer Architecture Letters*, 3(1):9, January 2004. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Ho:2011:EIB

[HSUS11]

Chen-Han Ho, Garret Staus, Aaron Ulmer, and Karthikeyan Sankaralingam. Exploring the interaction between device lifetime reliability and security vulnerabilities. *IEEE Computer Architecture Letters*, 10(2):37–40, July/December 2011. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Iqbal:2010:POS

[ILG10]

Syed Muhammad Zeeshan Iqbal, Yuchen Liang, and Hakan Grahn. ParMiBench — an open-source benchmark for embedded multiprocessor systems. *IEEE Computer Architecture Letters*, 9(2):45–48, July/December 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

- [ILXY18a] Engin Ipek, Florian Longnos, Shihai Xiao, and Wei Yang. Bit-level load balancing: A new technique for improving the write throughput of deeply scaled STT-MRAM. *IEEE Computer Architecture Letters*, 17(2):139–142, July/December 2018. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic). **Ipek:2018:BLL**
- [ILXY18b] Engin Ipek, Florian Longnos, Shihai Xiao, and Wei Yang. Vertical writes: Closing the throughput gap between deeply scaled STT-MRAM and DRAM. *IEEE Computer Architecture Letters*, 17(2):151–154, July/December 2018. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic). **Ipek:2018:VWC**
- [IPS14] Aleksandar Ilic, Frederico Pratas, and Leonel Sousa. Cache-aware roofline model: Upgrading the loft. *IEEE Computer Architecture Letters*, 13(1):21–24, January/June 2014. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic). **Ilic:2014:CAR**
- [IXS18] Konstantinos Iliakis, Sotirios Xydis, and Dimitrios Soudris. Decoupled MapReduce for shared-memory multi-core architectures. *IEEE Computer Architecture Letters*, 17(2):143–146, July/December 2018. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic). **Iliakis:2018:DMS**
- [JAM17] Patrick Judd, Jorge Albericio, and Andreas Moshovos. Stripes: Bit-serial deep neural network computing. *IEEE Computer Architecture Letters*, 16(1):80–83, January/June 2017. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic). **Judd:2017:SBS**
- [JC17] Dong-Ik Jeon and Ki-Seok Chung. CasHMC: A cycle-accurate system architecture for exascale and big data. *IEEE Computer Architecture Letters*, 15(2):125–128, July/December 2016. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic). **Jeon:2017:CCA**
- [Jac16a] Bruce Jacob. The 3 PetaFLOP, 3 petabyte, 9 TB/s, 90 kW cabinet: A system architecture for exascale and big data. *IEEE Computer Architecture Letters*, 15(2):125–128, July/December 2016. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic). **Jacob:2016:PPT**
- [Jac16b] Bruce Jacob. The case for VLIW-CMP as a building block for exascale. *IEEE Computer Architecture Letters*, 15(1):54–57, January/June 2016. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic). **Jacob:2016:CVC**

- accurate simulator for hybrid memory cube. *IEEE Computer Architecture Letters*, 16(1):10–13, January/June 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [JLRA18]
- [JDK⁺02] Philo Juang, P. Diodato, S. Kaxiras, K. Skadron, Zhigang Hu, M. Martonosi, and D. W. Clark. Implementing decay techniques using 4T quasi-static memory cells. *IEEE Computer Architecture Letters*, 1(1):10, January 2002. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). **Juang:2002:IDT**
- [JLA16] Daejin Jung, Sheng Li, and Jung Ho Ahn. Large pages on steroids: Small ideas to accelerate big memory applications. *IEEE Computer Architecture Letters*, 15(2):101–104, July/December 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). **Jung:2016:LPS**
- [JLP07] N. Enright Jerger, M. Lipasti, and L. Peh. Circuit-switched coherence. *IEEE Computer Architecture Letters*, 6(1):5–8, January 2007. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). **Jerger:2007:CSC**
- [JMKP07] J. A. Joao, O. Mutlu, H. Kim, and Y. N. Patt. Dynamic predication of indirect jumps. *IEEE Computer Architecture Letters*, 6(2):25–28, February 2007. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). **Joao:2007:DPI**
- [JMKP08] J. A. Joao, O. Mutlu, H. Kim, and Y. N. Patt. Dynamic predication of indirect jumps. *IEEE Computer Architecture Letters*, 7(1):1–4, January 2008. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). **Joao:2008:DPI**
- [JP13] Yongsoo Joo and Sangsoo Park. A hybrid PRAM and STT-RAM cache architecture for extending the lifetime of PRAM caches. *IEEE Computer Architecture Letters*, 12(2):55–58, July/December 2013. CODEN ???? **Joo:2013:HPS**
- [Jung:2018:PCU] Daejin Jung, Sunjung Lee, Wonjong Rhee, and Jung Ho Ahn. Partitioning compute units in CNN acceleration for statistical memory traffic shaping. *IEEE Computer Architecture Letters*, 17(1):72–75, January/June 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

ISSN 1556-6056 (print), 1556-6064 (electronic).

Jeon:2018:HMP

[JPC18]

Dong-Ik Jeon, Kyeong-Bin Park, and Ki-Seok Chung. HMC-MAC: Processing-in memory architecture for multiply-accumulate operations with hybrid memory cube. *IEEE Computer Architecture Letters*, 17(1):5–8, January/June 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

[KBD07]

Jian:2013:HPE

[JSDK13]

Xun Jian, John Sartori, Henry Duwe, and Rakesh Kumar. High performance, energy efficient chipkill correct memory with multidimensional parity. *IEEE Computer Architecture Letters*, 12(2):39–42, July/December 2013. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

[KCP+19]

Jung:2017:NIP

[Jun17]

Myoungsoo Jung. NearZero: An integration of phase change memory with multi-core coprocessor. *IEEE Computer Architecture Letters*, 16(2):136–140, July/December 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

[KCPG18]

Jung:2018:SMS

[JZA⁺18]

Myoungsoo Jung, Jie Zhang, Ahmed Abulila, Miryeong

Kwon, Narges Shahidi, John Shalf, Nam Sung Kim, and Mahmut Kandemir. SimpleSSD: Modeling solid state drives for holistic system simulation. *IEEE Computer Architecture Letters*, 17(1):37–41, January/June 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Kim:2007:FBT

J. Kim, J. Balfour, and W. J. Dally. Flattened butterfly topology for on-chip networks. *IEEE Computer Architecture Letters*, 6(2):37–40, February 2007. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Kim:2019:IGM

Jiho Kim, Jehee Cha, Jason Jong Kyu Park, Dong-suk Jeon, and Yongjun Park. Improving GPU multitasking efficiency using dynamic resource sharing. *IEEE Computer Architecture Letters*, 18(1):1–5, January/June 2019. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Kaliorakis:2018:SAM

Manolis Kaliorakis, Athanasios Chatzidimitriou, George Papadimitriou, and Dimitris Gizopoulos. Statistical analysis of multicore CPUs operation in scaled voltage conditions. *IEEE Computer Ar-*

- chitecture Letters*, 17(2):109–112, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [KHB⁺19]
- Kumar:2003:PPR**
- [KFJ⁺03] R. Kumar, K. Farkas, N. P. Jouppi, P. Ranganathan, and D. M. Tullsen. Processor power reduction via single-ISA heterogeneous multi-core architectures. *IEEE Computer Architecture Letters*, 2(1):2, January 2003. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Kim:2010:LUC**
- [KG10] Hyungjun Kim and Paul V. Gratz. Leveraging unused cache block words to reduce power in CMP interconnect. *IEEE Computer Architecture Letters*, 9(1):33–36, January/June 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Kondguli:2018:BUS**
- [KH18] Sushant Kondguli and Michael Huang. Bootstrapping: Using SMT hardware to improve single-thread performance. *IEEE Computer Architecture Letters*, 17(2):205–208, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [KKK13]
- Khan:2019:RCA**
- Asif Ali Khan, Fazal Hameed, Robin Blasing, Stuart Parkin, and Jeronimo Castrillon. RT-Sim: A cycle-accurate simulator for racetrack memories. *IEEE Computer Architecture Letters*, 18(1):43–46, January/June 2019. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Kim:2019:THA**
- [KJS⁺19] S. Kim, H. Jung, W. Shin, H. Lee, and H. Lee. HAD-TWL: Hot address detection-based wear leveling for phase-change memory systems with low latency. *IEEE Computer Architecture Letters*, 18(2):107–110, July 2019. ISSN 1556-6056 (print), 1556-6064 (electronic).
- Kim:2014:VPT**
- [KKH14] Daehoon Kim, Hwanju Kim, and Jaehyuk Huh. vCache: Providing a transparent view of the LLC in virtualized environments. *IEEE Computer Architecture Letters*, 13(2):109–112, July/December 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Kim:2013:CFC**
- Hanjoon Kim, Yonggon Kim, and John Kim. Clumsy flow control for high-throughput bufferless on-chip networks. *IEEE Computer Architecture*

- Letters*, 12(2):47–50, July/December 2013. CODEN ????
- ISSN 1556-6056 (print), 1556-6064 (electronic). [KKP⁺18]
- Kim:2018:ZRV**
- [KKKH18] Seikwon Kim, Wonsang Kwak, Changdae Kim, and Jaehyuk Huh. Zebra refresh: Value transformation for zero-aware DRAM refresh reduction. *IEEE Computer Architecture Letters*, 17(2):130–133, July/December 2018. CODEN ????
- ISSN 1556-6056 (print), 1556-6064 (electronic). [KL02]
- Kodakara:2007:CRM**
- [KKL⁺07] S. Kodakara, J. Kim, D. Lilja, D. Hawkins, W. Hsu, and P. Yew. CIM: A reliable metric for evaluating program phase classifications. *IEEE Computer Architecture Letters*, 6(1):9–12, January 2007. CODEN ????
- ISSN 1556-6056 (print), 1556-6064 (electronic). [KL18]
- Kim:2015:PEM**
- [KKL⁺15] Seung Hun Kim, Dohoon Kim, Changmin Lee, Won Seob Jeong, Won Woo Ro, and Jean-Luc Gaudiot. A performance-energy model to evaluate single thread execution acceleration. *IEEE Computer Architecture Letters*, 14(2):99–102, July/December 2015. CODEN ????
- ISSN 1556-6056 (print), 1556-6064 (electronic).
- Kim:2018:SPM**
- Jihun Kim, Joonsung Kim, Pyeongsu Park, Jong Kim, and Jangwoo Kim. SSD performance modeling using bottleneck analysis. *IEEE Computer Architecture Letters*, 17(1):80–83, January/June 2018. CODEN ????
- ISSN 1556-6056 (print), 1556-6064 (electronic).
- KleinOsowski:2002:MNS**
- A. J. KleinOsowski and D. J. Lilja. MinneSPEC: A new SPEC benchmark workload for simulation-based computer architecture research. *IEEE Computer Architecture Letters*, 1(1):7, January 2002. CODEN ????
- ISSN 1556-6056 (print), 1556-6064 (electronic).
- Kim:2018:HBP**
- Chinam Kim and Hyukjun Lee. A high-bandwidth PCM-based memory system for highly available IP routing table lookup. *IEEE Computer Architecture Letters*, 17(2):246–249, July/December 2018. CODEN ????
- ISSN 1556-6056 (print), 1556-6064 (electronic).
- Kim:2014:SGA**
- Youngsok Kim, Jaewon Lee, Donggyu Kim, and Jangwoo Kim. ScaleGPU: GPU architecture for memory-unaware GPU programming. *IEEE*

- Computer Architecture Letters*, 13(2):101–104, July/December 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [KNE+14]
- Khan:2011:DDC**
- [KLS11] Omer Khan, Mieszko Lis, Yildiz Sinangil, and Srinivas Devadas. DCC: A dependable cache coherence multicore architecture. *IEEE Computer Architecture Letters*, 10(1):12–15, January/June 2011. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [KNG+18]
- Kong:2012:ASF**
- [KLZ12] Ji Kong, Peilin Liu, and Yu Zhang. Atomic streaming: A framework of on-chip data supply system for task-parallel MPSoCs. *IEEE Computer Architecture Letters*, 11(1):5–8, January/June 2012. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [KNGK15]
- Kline:2018:CAR**
- [KMJ18] Donald Kline, Jr., Rami Melhem, and Alex K. Jones. Counter advance for reliable encryption in phase change memory. *IEEE Computer Architecture Letters*, 17(2):209–212, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [KNQ15]
- Kvatinsky:2014:MBM**
- Shahar Kvatinsky, Yuval H. Nacson, Yoav Etsion, Eby G. Friedman, Avinoam Kolodny, and Uri C. Weiser. Memristor-based multithreading. *IEEE Computer Architecture Letters*, 13(1):41–44, January/June 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Khatamifard:2018:MSD**
- S. Karen Khatamifard, M. Hassan Najafi, Ali Ghoreyshi, Ulya R. Karpuzcu, and David J. Lilja. On memory system design for stochastic computing. *IEEE Computer Architecture Letters*, 17(2):117–121, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Kang:2015:SRT**
- Suk Chan Kang, Chrysostomos Nicopoulos, Ada Gavrilovska, and Jongman Kim. Subtleties of run-time virtual address stacks. *IEEE Computer Architecture Letters*, 14(2):152–155, July/December 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Kim:2015:ASM**
- Dae-Hyun Kim, Prashant J. Nair, and Moinuddin K. Qureshi. Architectural support for mitigating row hammering in DRAM memories.

- IEEE Computer Architecture Letters*, 14(1):9–12, January/June 2015. CODEN ???? [KR18]
ISSN 1556-6056 (print), 1556-6064 (electronic).
- Krimer:2010:SNT**
- [KPEC10] Evgeni Krimer, Robert Pawlowski, Mattan Erez, and Patrick Chiang. Synctium: a near-threshold stream processor for energy-constrained parallel applications. *IEEE Computer Architecture Letters*, 9(1):21–24, January/June 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [KRB⁺13]
- Kulkarni:2018:LAI**
- [KQD18] Neeraj Kulkarni, Feng Qi, and Christina Delimitrou. Leveraging approximation to improve datacenter resource efficiency. *IEEE Computer Architecture Letters*, 17(2):171–174, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [KSB19]
- Kannan:2016:EAP**
- [KQGS16] Sudarsun Kannan, Moinudin Qureshi, Ada Gavrilovska, and Karsten Schwan. Energy aware persistence: Reducing the energy overheads of persistent memory. *IEEE Computer Architecture Letters*, 15(2):89–92, July/December 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Kwon:2018:CMC**
- Youngeun Kwon and Minsoo Rhu. A case for memory-centric HPC system architecture for training deep neural networks. *IEEE Computer Architecture Letters*, 17(2):134–138, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Karsli:2013:EDT**
- I. Burak Karsli, Pedro Reviriego, M. Fatih Balli, Oğuz Ergin, and J. A. Maestro. Enhanced duplication: a technique to correct soft errors in narrow values. *IEEE Computer Architecture Letters*, 12(1):13–16, January/June 2013. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Kumar:2019:HRA**
- Chanchal Kumar, Sidharth Singh, and Gregory T. Byrd. Hybrid remote access protocol. *IEEE Computer Architecture Letters*, 18(1):30–33, January/June 2019. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Kleanthous:2016:TML**
- [KSO⁺16] Marios Kleanthous, Yianakakis Sazeides, Emre Ozer, Chrysostomos Nicopoulos, Panagiota Nikolaou, and Zacharias Hadjilambrou. Toward multi-layer holistic evaluation of system designs.

- [KYM16] *IEEE Computer Architecture Letters*, 15(1):58–61, January/June 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [KWKK18] **Khatamifard:2018:NCC**
S. Karen Khatamifard, Longfei Wang, Selcuk Köse, and Ulya R. Karpuzcu. A new class of covert channels exploiting power management vulnerabilities. *IEEE Computer Architecture Letters*, 17(2):201–204, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [KWL13] **Kai:2013:GRP**
Yi Kai, Yi Wang, and Bin Liu. GreenRouter: Reducing power by innovating router’s architecture. *IEEE Computer Architecture Letters*, 12(2):51–54, July/December 2013. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [KWL⁺17] **Khan:2017:CMC**
Samira Khan, Chris Wilkerson, Donghyuk Lee, Alaa R. Alameldeen, and Onur Mutlu. A case for memory content-based detection and mitigation of data-dependent failures in DRAM. *IEEE Computer Architecture Letters*, 16(2):88–93, July/December 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [KZL18] **Kim:2016:RFE**
Yoongu Kim, Weikun Yang, and Onur Mutlu. Ramulator: A fast and extensible DRAM simulator. *IEEE Computer Architecture Letters*, 15(1):45–49, January/June 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [LAC14] **Khoram:2018:AAA**
Soroosh Khoram, Yue Zha, and Jing Li. An alternative analytical approach to associative processing. *IEEE Computer Architecture Letters*, 17(2):113–116, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [LA16] **Li:2016:ICL**
Dongdong Li and Tor M. Aamodt. Inter-core locality aware memory scheduling. *IEEE Computer Architecture Letters*, 15(1):25–28, January/June 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [LAC14] **Lavasani:2014:FBL**
Maysam Lavasani, Hari Angepat, and Derek Chiou. An FPGA-based in-line accelerator for Memcached. *IEEE Computer Architecture Letters*, 13(2):57–60, July/December 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

- Leng:2019:ARA**
- [LBB⁺19] J. Leng, A. Buyuktosunoglu, R. Bertran, P. Bose, and V. J. Reddi. Asymmetric resilience for accelerator-rich systems. *IEEE Computer Architecture Letters*, 18(1):83–86, January/June 2019. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Li:2016:PHP**
- [LCW⁺16] Minghua Li, Guancheng Chen, Qijun Wang, Yonghua Lin, Peter Hofstee, Per Stenstrom, and Dian Zhou. PATER: A hardware prefetching automatic tuner on IBM POWER8 processor. *IEEE Computer Architecture Letters*, 15(1):37–40, January/June 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Lee:2017:FFE**
- [LGLK17] Junghee Lee, Kalidas Ganesh, Hyuk-Jun Lee, and Young-jae Kim. FESSD: A fast encrypted SSD employing on-chip access-control memory. *IEEE Computer Architecture Letters*, 16(2):115–118, July/December 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Lyons:2010:ASF**
- [LHWB10] Michael J. Lyons, Mark Hempstead, Gu-Yeon Wei, and David Brooks. The accelerator store framework for high-performance, low-power accelerator-based systems. *IEEE Computer Architecture Letters*, 9(2):53–56, July/December 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Liu:2019:UFT**
- [LHZ19] He Liu, Jianhui Han, and Youhui Zhang. A unified framework for training, mapping and simulation of ReRAM-based convolutional neural network acceleration. *IEEE Computer Architecture Letters*, 18(1):63–66, January/June 2019. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Luo:2004:EES**
- [LJ04] Yue Luo and L. K. John. Efficiently evaluating speedup using sampled processor simulation. *IEEE Computer Architecture Letters*, 3(1):6, January 2004. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Lou:2018:BSB**
- [LJ18] Qian Lou and Lei Jiang. BRAWL: A spintronics-based portable basecalling-in-memory architecture for nanopore genome sequencing. *IEEE Computer Architecture Letters*, 17(2):239–242, July/December 2018. CODEN ????

ISSN 1556-6056 (print), 1556-6064 (electronic).

Liu:2014:PTE

[LJM⁺14]

Qixiao Liu, Victor Jimenez, Miquel Moreto, Jaume Abella, Francisco J. Cazorla, and Matteo Valero. Per-task energy accounting in computing systems. *IEEE Computer Architecture Letters*, 13(2):85–88, July/December 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Lee:2015:RDA

[LKA15]

Sungjin Lee, Jihong Kim, and Arvind. Refactored design of I/O architecture for flash storage. *IEEE Computer Architecture Letters*, 14(1):70–74, January/June 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Lee:2015:SSI

[LKKS15]

Junghee Lee, Youngjae Kim, Jongman Kim, and Galen M. Shipman. Synchronous I/O scheduling of independent write caches for an array of SSDs. *IEEE Computer Architecture Letters*, 14(1):79–82, January/June 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Li:2018:BSB

[LLD⁺18]

Zhaoshi Li, Leibo Liu, Yangdong Deng, Shouyi Yin, and Shaojun Wei. Breaking the

synchronization bottleneck with reconfigurable transactional execution. *IEEE Computer Architecture Letters*, 17(2):147–150, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Lakshminarayana:2012:DSP

[LLKS12]

Nagesh B. Lakshminarayana, Jaekyu Lee, Hyesoon Kim, and Jinwoo Shin. DRAM scheduling policy for GPGPU architectures based on a potential function. *IEEE Computer Architecture Letters*, 11(2):33–36, July/December 2012. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Lee:2006:ASC

[LLLM06]

Moon-Sang Lee, Sang-Kwon Lee, Joonwon Lee, and Seung-Ryoul Maeng. Adopting system call based address translation into user-level communication. *IEEE Computer Architecture Letters*, 5(1):26–29, January 2006. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Lin:2019:DSE

[LLPC19]

Ting-Ru Lin, Yunfan Li, Masoud Pedram, and Lizhong Chen. Design space exploration of memory controller placement in throughput processors with deep learning. *IEEE Computer Architecture Letters*, 18(1):51–54, Jan-

- uary/June 2019. CODEN
 ???? ISSN 1556-6056 (print),
 1556-6064 (electronic). [LMJ12]
- Liu:2015:LHP**
- [LLS⁺15] Longjun Liu, Chao Li, Hongbin Sun, Yang Hu, Jingmin Xin, Nanning Zheng, and Tao Li. Leveraging heterogeneous power for improving datacenter efficiency and resiliency. *IEEE Computer Architecture Letters*, 14(1):41–45, January/June 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [LMK06]
- Lee:2018:TTW**
- [LLSA18] Eojin Lee, Sukhan Lee, G. Edward Suh, and Jung Ho Ahn. TWiCe: Time window counter based row refresh to prevent row-hammering. *IEEE Computer Architecture Letters*, 17(1):96–99, January/June 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [LMT⁺09]
- Luque:2009:CAC**
- [LMC⁺09] Carlos Luque, Miquel Moreto, Francisco J. Cazorla, Roberto Gioiosa, Alper Buyuktosunoglu, and Mateo Valero. CPU accounting in CMP processors. *IEEE Computer Architecture Letters*, 8(1):17–20, January/June 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [LPK16]
- Li:2012:LSS**
- Yong Li, Rami Melhem, and Alex K. Jones. Leveraging sharing in second level translation-lookaside buffers for chip multiprocessors. *IEEE Computer Architecture Letters*, 11(2):49–52, July/December 2012. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Li:2006:PBH**
- W. Li, S. Mohanty, and K. Kavi. A page-based hybrid (software–hardware) dynamic memory allocator. *IEEE Computer Architecture Letters*, 5(2):13, February 2006. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Leverich:2009:PMD**
- Jacob Leverich, Matteo Monchiero, Vanish Talwar, Partha Ranganathan, and Christos Kozyrakis. Power management of datacenter workloads using per-core power gating. *IEEE Computer Architecture Letters*, 8(2):48–51, July/December 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Lai:2016:QMD**
- Bo-Cheng Charles Lai, Luis Garrido Platero, and Hsien-Kai Kuo. A quantitative method to data reuse patterns of SIMT applications.

IEEE Computer Architecture Letters, 15(2):73–76, July/December 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Lyons:2013:SFF

[LWB13]

Michael Lyons, Gu-Yeon Wei, and David Brooks. Shrink-Fit: A framework for flexible accelerator sizing. *IEEE Computer Architecture Letters*, 12(1):17–20, January/June 2013. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Lee:2008:PDD

[LX08]

J. Lee and X. Xiao. A parallel deadlock detection algorithm with $O(1)$ overall runtime complexity. *IEEE Computer Architecture Letters*, 7(2):45–48, July 2008. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Liang:2016:CGR

[LYL⁺16]

Shuang Liang, Shouyi Yin, Leibo Liu, Yike Guo, and Shaojun Wei. A coarse-grained reconfigurable architecture for compute-intensive MapReduce acceleration. *IEEE Computer Architecture Letters*, 15(2):69–72, July/December 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Liao:2015:AWL

[LZLX15]

Jianwei Liao, Fengxiang Zhang, Li Li, and Guoqiang

Xiao. Adaptive wear-leveling in flash-based memory. *IEEE Computer Architecture Letters*, 14(1):1–4, January/June 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Li:2008:TAN

[LZS⁺08]

Z. Li, C. Zhu, L. Shang, R. Dick, and Y. Sun. Transaction-aware network-on-chip resource reservation. *IEEE Computer Architecture Letters*, 7(2):53–56, July 2008. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Min:2018:SCD

[MAHK18]

Seungwon Min, Mohammad Alian, Wen-Mei Hwu, and Nam Sung Kim. Semi-coherent DMA: An alternative I/O coherency management for embedded systems. *IEEE Computer Architecture Letters*, 17(2):221–224, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Manohar:2015:CSD

[Man15]

Rajit Manohar. Comparing stochastic and deterministic computing. *IEEE Computer Architecture Letters*, 14(2):119–122, July/December 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

- [Mar13a] **Martinez:2013:MNE** J. Martinez. A message from the new Editor-in-Chief and introduction of new Associate editors. *IEEE Computer Architecture Letters*, 12(1):2–4, January/June 2013. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Mar13b] **Martinez:2013:E** J. F. Martinez. Editorial. *IEEE Computer Architecture Letters*, 12(2):37–38, July/December 2013. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [MAT17] **Mirhosseini:2017:SPB** Amirhossein Mirhosseini, Aditya Agrawal, and Josep Torrellas. Survive: Pointer-based in-DRAM incremental checkpointing for low-cost data persistence and rollback-recovery. *IEEE Computer Architecture Letters*, 16(2):153–157, July/December 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [MCKW10] **Manevich:2010:CAR** Ran Manevich, Israel Cidon, Avinoam Kolodny, and Isask'har Walter. Centralized adaptive routing for NoCs. *IEEE Computer Architecture Letters*, 9(2):57–60, July/December 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [MCM13] **Maddah:2013:DDS** Rakan Maddah, Sangyeun Cho, and Rami Melhem. Data dependent sparing to manage better-than-bad blocks. *IEEE Computer Architecture Letters*, 12(2):43–46, July/December 2013. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [MCRV07] **MoretoPlanas:2007:EDC** M. Moreto Planas, F. Cazorla, A. Ramirez, and M. Valero. Explaining dynamic cache partitioning speed ups. *IEEE Computer Architecture Letters*, 6(1):1–4, January 2007. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [MCY⁺12] **Meza:2012:EES** Justin Meza, Jichuan Chang, HanBin Yoon, Onur Mutlu, and Parthasarathy Ranganathan. Enabling efficient and scalable hybrid memories using fine-granularity DRAM cache management. *IEEE Computer Architecture Letters*, 11(2):61–64, July/December 2012. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [MGI14] **Martinsen:2014:HTL** Jan Kasper Martinsen, Hakan Grahn, and Anders Isberg. Heuristics for thread-level speculation in Web applications. *IEEE Computer Ar-*

chitecture Letters, 13(2):77–80, July/December 2014. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic).

Mohammadi:2015:DDB

- [MHAD15] Milad Mohammadi, Song Han, Tor M. Aamodt, and William J. Dally. On-demand dynamic branch prediction. *IEEE Computer Architecture Letters*, 14(1):50–53, January/June 2015. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic).

Michaud:2013:DMT

- [Mic13] Pierre Michaud. Demystifying multicore throughput metrics. *IEEE Computer Architecture Letters*, 12(2):63–66, July/December 2013. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic).

Michelogiannakis:2011:PCE

- [MJBD11] George Michelogiannakis, Nan Jiang, Daniel U. Becker, and William J. Dally. Packet chaining: Efficient single-cycle allocation for on-chip networks. *IEEE Computer Architecture Letters*, 10(2):33–36, July/December 2011. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic).

Marquez:2017:MCH

- [MKM17] David Gonzalez Marquez, Adrian Cristal Kestelman,

and Esteban Mocskos. Mth: Codesigned hardware/software support for fine grain threads. *IEEE Computer Architecture Letters*, 16(1):64–67, January/June 2017. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic).

Mutlu:2005:RRP

- [MKSP05] O. Mutlu, Hyesoon Kim, J. Stark, and Y. N. Patt. On reusing the results of pre-executed instructions in a runahead execution processor. *IEEE Computer Architecture Letters*, 4(1):2, January 2005. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic).

Mahmoodi:2014:RCC

- [MLA⁺14] Hamid Mahmoodi, Sridevi Srinivasan Lakshmipuram, Manish Arora, Yashar Asgarieh, Houman Homayoun, Bill Lin, and Dean M. Tullsen. Resistive computation: A critique. *IEEE Computer Architecture Letters*, 13(2):89–92, July/December 2014. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic).

Manatunga:2015:HSS

- [MLK15] Dilan Manatunga, Joo Hwan Lee, and Hyesoon Kim. Hardware support for safe execution of native client applications. *IEEE Computer Architecture Letters*, 14(1):37–40, January/June 2015. CODEN

???? ISSN 1556-6056 (print),
1556-6064 (electronic).

Mallik:2006:UDF

[MLM⁺06]

A. Mallik, B. Lin, G. Memik,
P. Dinda, and R. P. Dick.
User-driven frequency scal-
ing. *IEEE Computer Archi-
tecture Letters*, 5(2):16,
February 2006. CODEN ????
ISSN 1556-6056 (print), 1556-
6064 (electronic).

Milenkovic:2003:SBT

[MM03]

A. Milenkovic and M. Milenkovic.
Stream-based trace compres-
sion. *IEEE Computer Archi-
tecture Letters*, 2(1):4, Jan-
uary 2003. CODEN ????
ISSN 1556-6056 (print), 1556-
6064 (electronic).

Martinez:2017:SII

[MMR17]

Jorge A. Martínez, Juan An-
tonio Maestro, and Pedro Re-
viriego. A scheme to im-
prove the intrinsic error de-
tection of the instruction set
architecture. *IEEE Com-
puter Architecture Letters*, 16
(2):103–106, July/December
2017. CODEN ???? ISSN
1556-6056 (print), 1556-6064
(electronic).

Morad:2014:GMO

[MMY⁺14]

Amir Morad, Tomer Y.
Morad, Leonid Yavits, Ran
Ginosar, and Uri Weiser.
Generalized MultiAmdahl:
Optimization of heteroge-
neous multi-accelerator SoC.
IEEE Computer Architecture

Letters, 13(1):37–40, Jan-
uary/June 2014. CODEN
???? ISSN 1556-6056 (print),
1556-6064 (electronic).

Markovic:2015:TLS

[MNU⁺15]

Nikola Markovic, Daniel Ne-
mirovsky, Osman Unsal,
Mateo Valero, and Adrian
Cristal. Thread lock section-
aware scheduling on asym-
metric single-ISA multi-core.
*IEEE Computer Architecture
Letters*, 14(2):160–163, July/
December 2015. CODEN ????
ISSN 1556-6056 (print), 1556-
6064 (electronic).

Min:2018:AAB

[MPA⁺18]

Donghyun Min, Donggyu
Park, Jinwoo Ahn, Ryan
Walker, Junghee Lee, Sungy-
ong Park, and Youngjae Kim.
Amoeba: An autonomous
backup and recovery SSD for
ransomware attack defense.
*IEEE Computer Architecture
Letters*, 17(2):243–246, July/
December 2018. CODEN ????
ISSN 1556-6056 (print), 1556-
6064 (electronic).

Manivannan:2017:RAG

[MPPS17]

Madhavan Manivannan, Miquel
Pericàs, Vassilis Papaefst-
athiou, and Per Stenström.
Runtime-assisted global cache
management for task-based
parallel programs. *IEEE
Computer Architecture Let-
ters*, 16(2):145–148, July/
December 2017. CODEN ????
ISSN 1556-6056 (print), 1556-
6064 (electronic).

ISSN 1556-6056 (print), 1556-6064 (electronic).

Maycock:2016:HES

[MS16]

Matthew Maycock and Simha Sethumadhavan. Hardware enforced statistical privacy. *IEEE Computer Architecture Letters*, 15(1):21–24, January/June 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Morad:2017:ORO

[MSE⁺17]

Tomer Y. Morad, Gil Shomron, Mattan Erez, Avinoam Kolodny, and Uri C. Weiser. Optimizing read-once data flow in big-data applications. *IEEE Computer Architecture Letters*, 16(1):68–71, January/June 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Mashimo:2018:VMS

[MSI18]

Susumu Mashimo, Ryota Shioya, and Koji Inoue. VMOR: Microarchitectural support for operand access in an interpreter. *IEEE Computer Architecture Letters*, 17(2):217–220, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Mars:2011:HHW

[MTH11]

Jason Mars, Lingjia Tang, and Robert Hundt. Heterogeneity in “homogeneous” warehouse-scale computers: A performance opportunity.

IEEE Computer Architecture Letters, 10(2):29–32, July/December 2011. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Mouris:2018:TSB

[MTM18]

Dimitris Mouris, Nektarios Georgios Tsoutsos, and Michail Maniatakos. Terminator suite: Benchmarking privacy-preserving architectures. *IEEE Computer Architecture Letters*, 17(2):122–125, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Miller:2012:MEP

[MTT12]

Timothy N. Miller, Renji Thomas, and Radu Teodorescu. Mitigating the effects of process variation in ultra-low voltage chip multiprocessors using dual supply voltages and half-speed units. *IEEE Computer Architecture Letters*, 11(2):45–48, July/December 2012. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Musoll:2009:PVA

[Mus09]

Enric Musoll. A process-variation aware technique for tile-based, massive multicore processors. *IEEE Computer Architecture Letters*, 8(2):52–55, July/December 2009. CODEN ???? ISSN 1556-

6056 (print), 1556-6064 (electronic).

Mittal:2015:ATE

[MV15]

Sparsh Mittal and Jeffrey S. Vetter. AYUSH: A technique for extending lifetime of SRAM–NVM hybrid caches. *IEEE Computer Architecture Letters*, 14(2):115–118, July/December 2015. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic).

Mittal:2017:ARD

[MVJ17]

Sparsh Mittal, Jeffrey S. Vetter, and Lei Jiang. Addressing read-disturbance issue in STT–RAM by data compression and selective duplication. *IEEE Computer Architecture Letters*, 16(2):94–98, July/December 2017. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic).

Morad:2006:PPE

[MWK⁺06]

T. Y. Morad, U. C. Weiser, A. Kolodny, M. Valero, and E. Ayguade. Performance, power efficiency and scalability of asymmetric cluster chip multiprocessors. *IEEE Computer Architecture Letters*, 5(1):14–17, January 2006. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic).

Masouros:2019:RRS

[MXS19]

D. Masouros, S. Xydis, and D. Soudris. Rusty: Runtime

system predictability leveraging LSTM neural networks. *IEEE Computer Architecture Letters*, 18(2):103–106, July 2019. ISSN 1556-6056 (print), 1556-6064 (electronic).

Naghbijouybari:2017:CCG

[NAG17]

Hoda Naghibijouybari and Nael Abu-Ghazaleh. Covert channels on GPGPUs. *IEEE Computer Architecture Letters*, 16(1):22–25, January/June 2017. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic).

Nilakantan:2013:MES

[NBH13]

Siddharth Nilakantan, Steven Battle, and Mark Hempstead. Metrics for early-stage modeling of many-accelerator architectures. *IEEE Computer Architecture Letters*, 12(1):25–28, January/June 2013. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic).

Naithani:2019:PRE

[NFAE19]

Ajeya Naithani, Josue Feliu, Almutaz Adileh, and Lieven Eeckhout. Precise runahead execution. *IEEE Computer Architecture Letters*, 18(1):71–74, January/June 2019. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic).

Nowatzki:2015:GBP

Tony Nowatzki, Venkatraman Govindaraju, and Karthikeyan

- Sankaralingam. A graph-based program representation for analyzing hardware specialization approaches. *IEEE Computer Architecture Letters*, 14(2):94–98, July/December 2015. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic). [ODKK18]
- Nandakumar:2014:OKS**
- [NMS14] Vivek S. Nandakumar and Małgorzata Marek-Sadowska. On optimal kernel size for integrated CPU–GPUs — a case study. *IEEE Computer Architecture Letters*, 13(2):81–84, July/December 2014. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic).
- Nathan:2015:AGC**
- [NS15] Ralph Nathan and Daniel J. Sorin. Argus-G: Comprehensive, low-cost error detection for GPGPU cores. *IEEE Computer Architecture Letters*, 14(1):13–16, January/June 2015. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic). [OKS⁺15]
- Nematollahi:2018:NSD**
- [NSF⁺18] Negin Nematollahi, Mohammad Sadrosadati, Hajar Falahati, Marzieh Barkhordar, and Hamid Sarbazi-Azad. Neda: Supporting direct inter-core neighbor data exchange in GPUs. *IEEE Computer Architecture Letters*, 17(2):225–229, July/December 2018. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic). [Omar:2018:MRI]
- O:2015:CCI**
- Hamza Omar, Halit Dogan, Brian Kahne, and Omer Khan. Multicore resource isolation for deterministic, resilient and secure concurrent execution of safety-critical applications. *IEEE Computer Architecture Letters*, 17(2):230–234, July/December 2018. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic).
- Otoni:2006:SPC**
- [ORS⁺06] G. Otoni, R. Rangan, A. Stoler, M. J. Bridges, and D. I. August. From sequential programs to concurrent threads. *IEEE Computer Architecture Letters*, 5(1):6–9, January 2006. CODEN ????. ISSN 1556-6056 (print), 1556-6064 (electronic).

- [OSH16] **Olson:2016:SIT**
 Lena E. Olson, Simha Sethumadhavan, and Mark D. Hill. Security implications of third-party accelerators. *IEEE Computer Architecture Letters*, 15(1):50–53, January/June 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [PB16] **Panda:2016:EPP**
 Biswabandan Panda and Shankar Balachandran. Expert prefetch prediction: An expert predicting the usefulness of hardware prefetchers. *IEEE Computer Architecture Letters*, 15(1):13–16, January/June 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [PBO⁺15] **Pekhimenko:2015:TAC**
 Gennady Pekhimenko, Evgeny Bolotin, Mike O’Connor, Onur Mutlu, Todd C. Mowry, and Stephen W. Keckler. Toggle-aware compression for GPUs. *IEEE Computer Architecture Letters*, 14(2):164–168, July/December 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [PDGV16] **Pu:2016:NIP**
 Libei Pu, Kshitij Doshi, Ellis Giles, and Peter Varman. Non-intrusive persistence with a backend NVM controller. *IEEE Computer Architecture Letters*, 15(1):29–32, January/June 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [PGJ12] **Panda:2012:BFB**
 Reena Panda, Paul V. Gratz, and Daniel A. Jiménez. B-Fetch: Branch prediction directed prefetching for in-order processors. *IEEE Computer Architecture Letters*, 11(2):41–44, July/December 2012. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [PHBC18] **Pham:2018:TSM**
 Binh Pham, Derek Hower, Abhishek Bhattacharjee, and Trey Cain. TLB shoot-down mitigation for low-power many-core servers with L1 virtual caches. *IEEE Computer Architecture Letters*, 17(1):17–20, January/June 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [PHO⁺15] **Power:2015:GGH**
 Jason Power, Joel Hestness, Marc S. Orr, Mark D. Hill, and David A. Wood. gem5-gpu: A heterogeneous CPU-GPU simulator. *IEEE Computer Architecture Letters*, 14(1):34–36, January/June 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

- [PL10] **Patil:2010:URT**
 Shruti Patil and David J. Lilja. Using resampling techniques to compute confidence intervals for the harmonic mean of rate-based performance metrics. *IEEE Computer Architecture Letters*, 9(1):1–4, January/June 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [PL15] **Poluri:2015:SET**
 Pavan Poluri and Ahmed Louri. A soft error tolerant network-on-chip router pipeline for multi-core systems. *IEEE Computer Architecture Letters*, 14(2):107–110, July/December 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [PLL08] **Pao:2008:PAM**
 D. Pao, W. Lin, and B. Liu. Pipelined architecture for multi-string matching. *IEEE Computer Architecture Letters*, 7(2):33–36, July 2008. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [PP12] **Piscitelli:2012:HLP**
 Roberta Piscitelli and Andy D. Pimentel. A high-level power model for MPSoC on FPGA. *IEEE Computer Architecture Letters*, 11(1):13–16, January/June 2012. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [PPG11] **Prieto:2011:MCM**
 Pablo Prieto, Valentin Puente, and Jose-Angel Gregorio. Multilevel cache modeling for chip-multiprocessor systems. *IEEE Computer Architecture Letters*, 10(2):49–52, July/December 2011. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [PPG+17] **Pinto:2017:TTA**
 Sandro Pinto, Jorge Pereira, Tiago Gomes, Mongkol Ekpanyapong, and Adriano Tavares. Towards a TrustZone-assisted hypervisor for real-time embedded systems. *IEEE Computer Architecture Letters*, 16(2):158–161, July/December 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [PS17] **Perais:2017:SFM**
 Arthur Perais and Andre Seznec. Storage-free memory dependency prediction. *IEEE Computer Architecture Letters*, 16(2):149–152, July/December 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [PV06] **Price:2006:CCT**
 G. Price and M. Vachharajani. A case for compressing traces with BDDs. *IEEE Computer Architecture Letters*, 5(2):18, February 2006.

CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Poremba:2015:NUF

[PZX15]

Matthew Poremba, Tao Zhang, and Yuan Xie. Nvmain 2.0: A user-friendly memory simulator to model (non-) volatile memory systems. *IEEE Computer Architecture Letters*, 14(2):140–143, July/December 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Rao:2019:ATC

[RADZ19]

J. Rao, T. Ao, K. Dai, and X. Zou. ARCE: Towards code pointer integrity on embedded processors using architecture-assisted run-time metadata management. *IEEE Computer Architecture Letters*, 18(2):115–118, July 2019. ISSN 1556-6056 (print), 1556-6064 (electronic).

Rotem:2014:BUI

[RB14]

Nadav Rotem and Yosi Ben Asher. Block unification IF-conversion for high performance architectures. *IEEE Computer Architecture Letters*, 13(1):17–20, January/June 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Rosenfeld:2011:DCA

[RCBJ11]

Paul Rosenfeld, Elliott Cooper-Balis, and Bruce Jacob.

DRAMSim2: A cycle accurate memory system simulator. *IEEE Computer Architecture Letters*, 10(1):16–19, January/June 2011. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Rodopoulos:2015:TPV

[RCS15]

Dimitrios Rodopoulos, Francky Catthoor, and Dimitrios Soudris. Tackling performance variability due to RAS mechanisms with PID-controlled DVFS. *IEEE Computer Architecture Letters*, 14(2):156–159, July/December 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Ramanujam:2008:RPM

[RL08]

R. Sunkam Ramanujam and B. Lin. Randomized partially-minimal routing on three-dimensional mesh networks. *IEEE Computer Architecture Letters*, 7(2):37–40, July 2008. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Ramanujam:2009:WRR

[RL09]

Rohit Sunkam Ramanujam and Bill Lin. Weighted random routing on torus networks. *IEEE Computer Architecture Letters*, 8(1):1–4, January/June 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

- [RL17] **Ravi:2017:TSM** Gokul Subramanian Ravi and Mikko Lipasti. Timing speculation in multi-cycle data paths. *IEEE Computer Architecture Letters*, 16(1):84–87, January/June 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [RM18] **Rakshit:2018:LLO** Joydeep Rakshit and Kartik Mohanram. LEO: Low overhead encryption ORAM for non-volatile memories. *IEEE Computer Architecture Letters*, 17(2):100–104, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [RMMLK16] **Rezaei:2016:DRS** Seyyed Hossein Seyyedaghaei Rezaei, Abbas Mazloumi, Mehdi Modarressi, and Pejman Lotfi-Kamran. Dynamic resource sharing for high-performance 3-D networks-on-chip. *IEEE Computer Architecture Letters*, 15(1):5–8, January/June 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Rot08] **Roth:2008:PRR** A. Roth. Physical register reference counting. *IEEE Computer Architecture Letters*, 7(1):9–12, January 2008. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [RSRT19] **Rogers:2019:SLB** Samuel Rogers, Joshua Slycord, Ronak Raheja, and Hamed Tabkhi. Scalable LLVM-based accelerator modeling in gem5. *IEEE Computer Architecture Letters*, 18(1):18–21, January/June 2019. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [RYSN04] **Robotmili:2004:TSI** B. Robotmili, N. Yazdani, S. Sardashti, and M. Nourani. Thread-sensitive instruction issue for SMT processors. *IEEE Computer Architecture Letters*, 3(1):5, January 2004. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [RZ06] **Riley:2006:PCU** N. Riley and C. Zilles. Probabilistic counter updates for predictor hysteresis and bias. *IEEE Computer Architecture Letters*, 5(1):18–21, January 2006. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [SB18] **Shwartz:2018:DMI** Ofir Shwartz and Yitzhak Birk. Distributed memory integrity trees. *IEEE Computer Architecture Letters*, 17(2):159–162, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

- [SBVB17] **Sasaki:2017:MPC** Hiroshi Sasaki, Alper Buyuktosunoglu, Augusto Vega, and Pradip Bose. Mitigating power contention: A scheduling based approach. *IEEE Computer Architecture Letters*, 16(1):60–63, January/June 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [SCF04] **Stine:2004:CAR** J. M. Stine, N. P. Carter, and J. Flich. Comparing adaptive routing and dynamic voltage scaling for link power reduction. *IEEE Computer Architecture Letters*, 3(1):4, January 2004. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [SCL06] **Srinivasan:2006:PMU** R. Srinivasan, J. Cook, and O. Lubeck. Performance modeling using Monte Carlo simulation. *IEEE Computer Architecture Letters*, 5(1):38–41, January 2006. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [SCL13] **Sun:2013:NWC** Guang Sun, Chia-Wei Chang, and Bill Lin. A new worst-case throughput bound for oblivious routing in odd radix mesh network. *IEEE Computer Architecture Letters*, 12(1):9–12, January/June 2013. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [SCR⁺17] **Son:2017:SAS** Young Hoon Son, Hyunyeon Cho, Yuhwan Ro, Jae W. Lee, and Jung Ho Ahn. SALAD: Achieving symmetric access latency with asymmetric DRAM architecture. *IEEE Computer Architecture Letters*, 16(1):76–79, January/June 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [SD02] **Shaw:2002:MSC** K. A. Shaw and W. J. Dally. Migration in single chip multiprocessors. *IEEE Computer Architecture Letters*, 1(1):12, January 2002. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [SD04] **Singh:2004:BDB** A. Singh and W. J. Dally. Buffer and delay bounds in high radix interconnection networks. *IEEE Computer Architecture Letters*, 3(1):8, January 2004. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [SDTG04] **Singh:2004:GAL** A. Singh, W. J. Dally, B. Towles, and A. K. Gupta. Globally adaptive load-balanced routing on tori. *IEEE Computer Architecture Letters*, 3(1):2, January 2004.

CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Seznec:2010:PCM

[Sez10]

Andre Seznec. A phase change memory as a secure main memory. *IEEE Computer Architecture Letters*, 9(1):5–8, January/June 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

[SHB⁺15]

2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Seshadri:2015:FBB

Vivek Seshadri, Kevin Hsieh, Amirali Boroum, Donghyuk Lee, Michael A. Kozuch, Onur Mutlu, Phillip B. Gibbons, and Todd C. Mowry. Fast bulk bitwise AND and OR in DRAM. *IEEE Computer Architecture Letters*, 14(2):127–131, July/December 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Sendag:2003:ACE

[SfCL03]

R. Sendag, Peng fei Chuang, and D. J. Lilja. Address correlation: Exceeding the limits of locality. *IEEE Computer Architecture Letters*, 2(1):3, January 2003. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

[SHK15]

Shi:2015:CLM

Qingchuan Shi, Henry Hoffmann, and Omer Khan. A cross-layer multicore architecture to tradeoff program accuracy and resilience overheads. *IEEE Computer Architecture Letters*, 14(2):85–89, July/December 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Sankar:2014:SFL

[SG14]

Sriram Sankar and Sudhanva Gurumurthi. Soft failures in large datacenters. *IEEE Computer Architecture Letters*, 13(2):105–108, July/December 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

SanMiguel:2018:EMA

[SGBE18]

Joshua San Miguel, Karthik Ganesan, Mario Badr, and Natalie Enright Jerger. The EH model: Analytical exploration of energy-harvesting architectures. *IEEE Computer Architecture Letters*, 17(1):76–79, January/June

[SHW19]

Shomron:2019:SSS

G. Shomron, T. Horowitz, and U. Weiser. SMT-SA: Simultaneous multithreading in systolic arrays. *IEEE Computer Architecture Letters*, 18(2):99–102, July 2019. ISSN 1556-6056 (print), 1556-6064 (electronic).

- [SJA⁺17] **Song:2017:EPU** Wonjun Song, Hyung-Joon Jung, Jung Ho Ahn, Jae W. Lee, and John Kim. Evaluation of performance unfairness in NUMA system architecture. *IEEE Computer Architecture Letters*, 16(1):26–29, January/June 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Ska09b]
- [SJM02] **Sohn:2002:RRE** YoungChul Sohn, NaiHoon Jung, and Seungryoul Maeng. Request reordering to enhance the performance of strict consistency models. *IEEE Computer Architecture Letters*, 1(1):11, January 2002. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Ska10a]
- [SJM17] **Seyedzadeh:2017:CBT** Seyed Mohammad Seyedzadeh, Alex K. Jones, and Rami Melhem. Counter-based tree structure for row hammering mitigation in DRAM. *IEEE Computer Architecture Letters*, 16(1):18–21, January/June 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Ska11a]
- [Ska09a] **Skadron:2009:LE** K. Skadron. Letter from the Editor. *IEEE Computer Architecture Letters*, 8(2):39, July/December 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Ska11b]
- Skadron:2009:U** Kevin Skadron. Untitled. *IEEE Computer Architecture Letters*, 8(2):39, July/December 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Skadron:2010:ELE** K. Skadron. Editorial: Letter from the Editor-in-Chief. *IEEE Computer Architecture Letters*, 9(2):37–44, July/December 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Skadron:2010:U** Kevin Skadron. Untitled. *IEEE Computer Architecture Letters*, 9(2):37–44, July/December 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Skadron:2011:ELE** K. Skadron. Editorial: Letter from the Editor-in-Chief. *IEEE Computer Architecture Letters*, 10(1):1–3, January/June 2011. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Skadron:2011:U** Kevin Skadron. Untitled. *IEEE Computer Architecture Letters*, 10(1):1–3, January/June 2011. CODEN ????

ISSN 1556-6056 (print), 1556-6064 (electronic).

Skadron:2013:INE

[Ska13]

Kevin Skadron. Introducing the new Editor-in-Chief of the *IEEE Computer Architecture Letters*. *IEEE Computer Architecture Letters*, 12(1):1, January/June 2013. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

[SLC03]

IEEE Computer Architecture Letters, 4(1):1, January 2005. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Sihn:2003:SCS

Sudarsanam:2009:PPD

[SKD09]

Arvind Sudarsanam, Ramachandra Kallam, and Arvind Dasu. PRR-PRR dynamic relocation. *IEEE Computer Architecture Letters*, 8(2):44–47, July/December 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

K.-H. Sihn, Joonwon Lee, and Jung-Wan Cho. A speculative coherence scheme using decoupling synchronization for multiprocessor systems. *IEEE Computer Architecture Letters*, 2(1):1, January 2003. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Shim:2014:TMP

[SLKD14]

Keun Sup Shim, Mieszko Lis, Omer Khan, and Srinivas Devadas. Thread migration prediction for distributed shared caches. *IEEE Computer Architecture Letters*, 13(1):53–56, January/June 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Seongil:2015:CCI

[SKS⁺15]

O. Seongil, Sanghyuk Kwon, Young Hoon Son, Yujin Park, and Jung Ho Ahn. CIDR: A cache inspired area-efficient DRAM resilience architecture against permanent faults. *IEEE Computer Architecture Letters*, 14(1):17–20, January/June 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

[SM18]

Swami:2018:AAS

[SKTC05]

Y. Sazeides, R. Kumar, D. M. Tullsen, and T. Constantinou. The danger of interval-based power efficiency metrics: When worst is best.

Shivam Swami and Kartik Mohanram. ARSENAL: Architecture for secure non-volatile memories. *IEEE Computer Architecture Letters*, 17(2):192–196, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

- [SMLS15] **Seo:2015:DDF**
 Bon-Keun Seo, Seungryoul Maeng, Joonwon Lee, and Euseong Seo. DRACO: A deduplicating FTL for tangible extra capacity. *IEEE Computer Architecture Letters*, 14(2):123–126, July/December 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [SPJ02]
- [SMY15] **Song:2015:ARL**
 William Song, Saibal Mukhopadhyay, and Sudhakar Yalamanchili. Architectural reliability: Lifetime reliability characterization and management of many-core processors. *IEEE Computer Architecture Letters*, 14(2):103–106, July/December 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [SRLP09]
- [SMZ18] **Scionti:2018:EMM**
 Alberto Scionti, Somnath Mazumdar, and Stephane Zuckerman. Enabling massive multi-threading with fast hashing. *IEEE Computer Architecture Letters*, 17(1):1–4, January/June 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [SRS11]
- [SPAP10] **Subramoni:2010:ISI**
 Hari Subramoni, Fabrizio Petrini, Virat Agarwal, and Davide Pasetto. Intra-socket and inter-socket communication in multi-core systems. *IEEE Computer Architecture Letters*, 9(1):13–16, January/June 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [Shang:2002:PEI]
- [SRLP09] **Shang:2002:PEI**
 Li Shang, L. Peh, and N. K. Jha. Power-efficient interconnection networks: Dynamic voltage scaling with links. *IEEE Computer Architecture Letters*, 1(1):6, January 2002. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [SRLP09] **Soteriou:2009:HTD**
 Vassos Soteriou, Rohit Sunkam Ramanujam, Bill Lin, and Li-Shiuan Peh. A high-throughput distributed shared-buffer NoC router. *IEEE Computer Architecture Letters*, 8(1):21–24, January/June 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [SRS11] **Siozios:2011:SRT**
 Kostas Siozios, Dimitrios Rodopoulos, and Dimitrios Soudris. On supporting rapid thermal analysis. *IEEE Computer Architecture Letters*, 10(2):53–56, July/December 2011. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [SRT12] **Sethumadhavan:2012:CHD**
 Simha Sethumadhavan, Ryan Roberts, and Yannis Tsi-

- vidis. A case for hybrid discrete-continuous architectures. *IEEE Computer Architecture Letters*, 11(1):1–4, January/June 2012. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic). [SW16]
- [SRV⁺19] E. Sadredini, R. Rahimi, V. Verma, M. Stan, and K. Skadron. A scalable and efficient in-memory interconnect architecture for automata processing. *IEEE Computer Architecture Letters*, 18(2):87–90, July 2019. ISSN 1556-6056 (print), 1556-6064 (electronic). **Sadredini:2019:SEM**
- [SSSM18] Debiprasanna Sahoo, Swaraj Sha, Manoranjan Satpathy, and Madhu Mutyam. ReDRAM: A reconfigurable DRAM cache for GPGPUs. *IEEE Computer Architecture Letters*, 17(2):213–216, July/December 2018. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic). **Sahoo:2018:RRD**
- [SYC07] R. Sendag, J. Yi, and P. Chuang. Branch misprediction prediction: Complementary branch predictors. *IEEE Computer Architecture Letters*, 6(2):49–52, February 2007. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic). **Sendag:2007:BMP**
- [SSTS17] Hiroshi Sasaki, Fang-Hsiang Su, Teruo Tanimoto, and Simha Sethumadhavan. Heavy tails in program structure. *IEEE Computer Architecture Letters*, 16(1):34–37, January/June 2017. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic). **Sasaki:2017:HTP**
- [SYC14] Xiang Song, Jian Yang, and Haibo Chen. Architecting flash-based solid-state drive for high-performance I/O virtualization. *IEEE Computer Architecture Letters*, 13(2):61–64, July/December 2014. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic). **Song:2014:AFB**
- Rathijit Sen and David A. Wood. GPGPU footprint models to estimate per-core power. *IEEE Computer Architecture Letters*, 15(2):97–100, July/December 2016. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic). **Sen:2016:GFM**
- [Shomron:2019:SCV] Gil Shomron and Uri Weiser. Spatial correlation and value prediction in convolutional neural networks. *IEEE Computer Architecture Letters*, 18(1):10–13, January/June 2019. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).

6056 (print), 1556-6064 (electronic).

Tavakkol:2013:NSS

[TASA13]

Arash Tavakkol, Mohammad Arjomand, and Hamid Sarbazi-Azad. Network-on-SSD: A scalable and high-performance communication design paradigm for SSDs. *IEEE Computer Architecture Letters*, 12(1):5–8, January/June 2013. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Towles:2002:WCT

[TD02]

B. Towles and W. J. Dally. Worst-case traffic for oblivious routing functions. *IEEE Computer Architecture Letters*, 1(1):4, January 2002. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Tomusk:2016:DDG

[TDO16]

Erik Tomusk, Christophe Dubach, and Michael O’Boyle. Diversity: A design goal for heterogeneous processors. *IEEE Computer Architecture Letters*, 15(2):81–84, July/December 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Tang:2011:PEM

[TLG⁺11]

Jie Tang, Shaoshan Liu, Zhimin Gu, Chen Liu, and Jean-Luc Gaudiot. Prefetching in embedded mobile systems can be energy-efficient.

IEEE Computer Architecture Letters, 10(1):8–11, January/June 2011. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Tovletoglou:2019:SIH

[TMNK19]

Konstantinos Tovletoglou, Lev Mukhanov, Dimitrios S. Nikolopoulos, and Georgios Karakonstantis. Shimmer: Implementing a heterogeneous-reliability DRAM framework on a commodity server. *IEEE Computer Architecture Letters*, 18(1):26–29, January/June 2019. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Tavakkol:2016:TTB

[TMSA16]

Arash Tavakkol, Pooyan Mehrvarzy, and Hamid Sarbazi-Azad. TBM: Twin block management policy to enhance the utilization of plane-level parallelism in SSDs. *IEEE Computer Architecture Letters*, 15(2):121–124, July/December 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Tan:2019:DWO

[TNC19]

Tian Tan, Eriko Nurvitadhi, and Derek Chiou. Dark wires and the opportunities for reconfigurable logic. *IEEE Computer Architecture Letters*, 18(1):67–70, January/June 2019. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

- [TOIS17] **Tanimoto:2017:EDG**
 Teruo Tanimoto, Takatsugu Ono, Koji Inoue, and Hiroshi Sasaki. Enhanced dependence graph model for critical path analysis on modern out-of-order processors. *IEEE Computer Architecture Letters*, 16(2):111–114, July/December 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [TV02] **Tambat:2002:PLB**
 S. Tambat and S. Vajapeyam. Page-level behavior of cache contention. *IEEE Computer Architecture Letters*, 1(1):9, January 2002. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [TVB⁺13] **Tembey:2013:SSS**
 Priyanka Tembey, Augusto Vega, Alper Buyuktosunoglu, Dilma Da Silva, and Pradip Bose. SMT switch: Software mechanisms for power shifting. *IEEE Computer Architecture Letters*, 12(2):67–70, July/December 2013. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [UKM02] **Unsal:2002:CFC**
 O. S. Unsal, C. M. Krishna, and C. A. Mositz. Cool-Fetch: Compiler-enabled power-aware fetch throttling. *IEEE Computer Architecture Letters*, 1(1):5, January 2002. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [VD02] **Vandierendonck:2002:ATC**
 H. Vandierendonck and K. De Bosschere. An address transformation combining block- and word-interleaving. *IEEE Computer Architecture Letters*, 1(1):8, January 2002. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [VE18] **VandenSteen:2018:MSP**
 Sam Van den Steen and Lieven Eeckhout. Modeling superscalar processor memory-level parallelism. *IEEE Computer Architecture Letters*, 17(1):9–12, January/June 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [VGMSLN⁺18] **Vakil-Ghahani:2018:CRP**
 Armin Vakil-Ghahani, Sara Mahdizadeh-Shahri, Mohammad-Reza Lotfi-Namin, Mohammad Bakhshalipour, Pejman Lotfi-Kamran, and Hamid Sarbazi-Azad. Cache replacement policy based on expected hit count. *IEEE Computer Architecture Letters*, 17(1):64–67, January/June 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

- [VHN15] **Vandierendonck:2015:EEB**
 Hans Vandierendonck, Ahmad Hassan, and Dimitrios S. Nikolopoulos. On the energy-efficiency of byte-addressable non-volatile memory. *IEEE Computer Architecture Letters*, 14(2):144–147, July/December 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [VRS18] **Valero:2016:ELD**
 Alejandro Valero, Negar Miralaei, Salvador Petit, Julio Sahuquillo, and Timothy M. Jones. Enhancing the L1 data cache design to mitigate HCI. *IEEE Computer Architecture Letters*, 15(2):93–96, July/December 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [VMP⁺16] **Vandierendonck:2011:FMM**
 Hans Vandierendonck and Andre Sez nec. Fairness metrics for multi-threaded processors. *IEEE Computer Architecture Letters*, 10(1):4–7, January/June 2011. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [VMS17] **Verner:2017:EAL**
 Uri Verner, Avi Mendelson, and Assaf Schuster. Extending Amdahl’s Law for multi-cores with turbo boost. *IEEE Computer Architecture Letters*, 16(1):30–33, January/June 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [VP16] **Verdu:2016:PSA**
 Javier Verdu and Alex Pajuelo. Performance scalability analysis of JavaScript applications with Web workers. *IEEE Computer Architecture Letters*, 15(2):105–108, July/December 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [VRS18] **Vijayaraghavan:2018:MBA**
 Thiruvengadam Vijayaraghavan, Amit Rajesh, and Karthikeyan Sankaralingam. MPU–BWM: Accelerating sequence alignment. *IEEE Computer Architecture Letters*, 17(2):179–182, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [VS11] **Wandierendonck:2014:OAS**
 Joseph G. Wingbermuehle, Ron K. Cytron, and Roger D. Chamberlain. Optimization
- [WB14] **Wolf:2014:RUR**
 Sonya R. Wolf and Ronald D. Barnes. Revisiting using the results of pre-executed instructions in runahead processors. *IEEE Computer Architecture Letters*, 13(2):97–100, July/December 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [WCC14] **Wingbermuehle:2014:OAS**
 Joseph G. Wingbermuehle, Ron K. Cytron, and Roger D. Chamberlain. Optimization

- of application-specific memories. *IEEE Computer Architecture Letters*, 13(1):45–48, January/June 2014. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [WCK08] I. Walter, I. Cidon, and A. Kolodny. BENoC: A bus-enhanced network on-chip for a power efficient CMP. *IEEE Computer Architecture Letters*, 7(2):61–64, July 2008. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [WCYC09] Po-Han Wang, Yen-Ming Chen, Chia-Lin Yang, and Yu-Jung Cheng. A predictive shutdown technique for GPU shader processors. *IEEE Computer Architecture Letters*, 8(1):9–12, January/June 2009. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [WCZ⁺12] Yaohua Wang, Shuming Chen, Kai Zhang, Jianghua Wan, Xiaowen Chen, Hu Chen, and Haibo Wang. Instruction shuffle: Achieving MIMD-like performance on SIMD architectures. *IEEE Computer Architecture Letters*, 11(2):37–40, July/December 2012. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [WJA⁺19] L. Wang, M. Jahre, A. Adileh, Z. Wang, and L. Eeckhout. Modeling emerging memory-divergent GPU applications. *IEEE Computer Architecture Letters*, 18(2):95–98, July 2019. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [WJFH11] Xiaoqun Wang, Zhenzhou Ji, Chen Fu, and Mingzeng Hu. GCMS: A global contention management scheme in hardware transactional memory. *IEEE Computer Architecture Letters*, 10(1):24–27, January/June 2011. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [WKE12] Lisa Wu, Martha A. Kim, and Stephen A. Edwards. Cache impacts of datatype acceleration. *IEEE Computer Architecture Letters*, 11(1):21–24, January/June 2012. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [WL16] Wo-Tak Wu and Ahmed Louri. A methodology for cognitive NoC design. *IEEE Computer Architecture Letters*, 15(1):1–4, January/June 2016. CODEN ????? ISSN 1556-6056 (print), 1556-6064 (electronic).

Wang:2019:MEM**Walter:2008:BBE****Wang:2011:GGC****Wang:2009:PST****Wu:2012:CID****Wang:2012:ISA****Wu:2016:MCN**

- [WLL17] **Wu:2017:CSB**
 Hao Wu, Fangfei Liu, and Ruby B. Lee. Cloud server benchmark suite for evaluating new hardware architectures. *IEEE Computer Architecture Letters*, 16(1):14–17, January/June 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [WLWZ19] **Wang:2019:DDD**
 Yicheng Wang, Yang Liu, Peiyun Wu, and Zhao Zhang. Detect DRAM disturbance error by using disturbance bin counters. *IEEE Computer Architecture Letters*, 18(1):34–37, January/June 2019. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [WMZY17] **Wang:2017:DAS**
 Rujia Wang, Sparsh Mittal, Youtao Zhang, and Jun Yang. Decongest: Accelerating super-dense PCM under write disturbance by hot page remapping. *IEEE Computer Architecture Letters*, 16(2):107–110, July/December 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Wu14] **Wu:2014:ATE**
 Carole-Jean Wu. Architectural thermal energy harvesting opportunities for sustainable computing. *IEEE Computer Architecture Letters*, 13(2):65–68, July/December 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [WYL⁺15] **Wang:2015:PTM**
 Zhaoguo Wang, Han Yi, Ran Liu, Mingkai Dong, and Haibo Chen. Persistent transactional memory. *IEEE Computer Architecture Letters*, 14(1):58–61, January/June 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [WYM⁺16] **Wang:2016:SMF**
 Zhenning Wang, Jun Yang, Rami Melhem, Bruce Childers, Youtao Zhang, and Minyi Guo. Simultaneous multi-kernel: Fine-grained sharing of GPUs. *IEEE Computer Architecture Letters*, 15(2):113–116, July/December 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [WZLQ15] **Wang:2015:LNV**
 Rui Wang, Wangyuan Zhang, Tao Li, and Depei Qian. Leveraging non-volatile storage to achieve versatile cache optimizations. *IEEE Computer Architecture Letters*, 14(1):46–49, January/June 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

- [XCW⁺19] **Xu:2019:PFD** Sheng Xu, Xiaoming Chen, Ying Wang, Yinhe Han, Xuehai Qian, and Xiaowei Li. PIMSim: A flexible and detailed processing-in-memory simulator. *IEEE Computer Architecture Letters*, 18(1):6–9, January/June 2019. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [XHG⁺19] **Xie:2019:NXB** Xinfeng Xie, Xing Hu, Peng Gu, Shuangchen Li, Yu Ji, and Yuan Xie. NNBenchmark: Benchmarking and understanding neural network workloads for accelerator designs. *IEEE Computer Architecture Letters*, 18(1):38–42, January/June 2019. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [XJ09] **Xin:2009:ELI** Jing Xin and Russ Joseph. Exploiting locality to improve circuit-level timing speculation. *IEEE Computer Architecture Letters*, 8(2):40–43, July/December 2009. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [XL07] **Xiao:2007:NPD** X. Xiao and J. Lee. A novel parallel deadlock detection algorithm and hardware for multiprocessor system-on-a-chip. *IEEE Computer Architecture Letters*, 6(2):41–44, February 2007. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [XWG⁺14] **Xu:2014:STM** Yunlong Xu, Rui Wang, Nilanjan Goswami, Tao Li, and Depei Qian. Software transactional memory for GPU architectures. *IEEE Computer Architecture Letters*, 13(1):49–52, January/June 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [XYMY16] **Xiao:2016:TAC** He Xiao, Wen Yueh, Saibal Mukhopadhyay, and Sudhakar Yalamanchili. Thermally adaptive cache access mechanisms for 3d many-core architectures. *IEEE Computer Architecture Letters*, 15(2):129–132, July/December 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [XYZ15] **Xiao:2015:SCD** Canwen Xiao, Yue Yang, and Jianwen Zhu. A sufficient condition for deadlock-free adaptive routing in mesh networks. *IEEE Computer Architecture Letters*, 14(2):111–114, July/December 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

- [YC15] **You:2015:QSA** Daecheol You and Ki-Seok Chung. Quality of service-aware dynamic voltage and frequency scaling for embedded GPUs. *IEEE Computer Architecture Letters*, 14(1):66–69, January/June 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [YJZ15] **Yuan:2015:SGR** Fengkai Yuan, Zhenzhou Ji, and Suxia Zhu. Set-granular regional distributed cooperative caching. *IEEE Computer Architecture Letters*, 14(1):75–78, January/June 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [YE07] **Yalcin:2007:UTM** G. Yalcin and O. Ergin. Using tag-match comparators for detecting soft errors. *IEEE Computer Architecture Letters*, 6(2):53–56, February 2007. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [YKMG15] **Yavits:2015:RAP** Leonid Yavits, Shahar Kvatin-sky, Amir Morad, and Ran Ginosar. Resistive associative processor. *IEEE Computer Architecture Letters*, 14(2):148–151, July/December 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [YG18] **Yavits:2018:ASM** Leonid Yavits and Ran Ginosar. Accelerator for sparse machine learning. *IEEE Computer Architecture Letters*, 17(1):21–24, January/June 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [YHMA19] **Yasin:2019:TPM** A. Yasin, A. Mendelson, and Y. Ben-Asher. Tuning performance via metrics with expectations. *IEEE Computer Architecture Letters*, 18(2):91–94, July 2019. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [YHM17] **Yasoubi:2017:PEA** Ali Yasoubi, Reza Hojabr, and Mehdi Modarressi. Power-efficient accelerator design for neural networks using computation reuse. *IEEE Computer Architecture Letters*, 16(1):72–75, January/June 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [YMG14] **Yavits:2014:CHO** Leonid Yavits, Amir Morad, and Ran Ginosar. Cache hierarchy optimization. *IEEE Computer Architecture Letters*, 13(2):69–72, July/December 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

- [YNS⁺08] **Yoon:2008:CHP**
 J. H. Yoon, E. H. Nam, Y. J. Seong, H. Kim, B. Kim, S. L. Min, and Y. Cho. Chameleon: A high performance flash/FRAM hybrid solid state disk architecture. *IEEE Computer Architecture Letters*, 7(1):17–20, January 2008. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [YFPF14] **Yazdanshenas:2014:CLL**
 Sadeq Yazdanshenas, Marzieh Ranjbar Pirobasi, Mahdi Fazeli, and Ahmad Patooghy. Coding last level STT-RAM cache for high endurance and low power. *IEEE Computer Architecture Letters*, 13(2):73–76, July/December 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [yPSS⁺10] **Park:2010:EIP**
 Seon yeong Park, Euseong Seo, Ji-Yong Shin, Seungryoul Maeng, and Joonwon Lee. Exploiting internal parallelism of flash-based SSDs. *IEEE Computer Architecture Letters*, 9(1):9–12, January/June 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [YWG17] **Yavits:2017:RAD**
 Leonid Yavits, Uri Weiser, and Ran Ginosar. Resistive address decoder. *IEEE Computer Architecture Letters*, 16(2):141–144, July/December 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [YYK⁺18] **Yun:2018:RPP**
 Ji-Tae Yun, Su-Kyung Yoon, Jeong-Geun Kim, Bernd Burgstaller, and Shin-Dug Kim. Regression prefetcher with preprocessing for DRAM-PCM hybrid main memory. *IEEE Computer Architecture Letters*, 17(2):163–166, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [ZAK⁺17] **Zhan:2017:CCS**
 Xin Zhan, Reza Azimi, Svilen Kanev, David Brooks, and Sherief Reda. CARB: A C-state power management arbiter for latency-critical workloads. *IEEE Computer Architecture Letters*, 16(1):6–9, January/June 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [ZB19] **Zhou:2019:QCD**
 H. Zhou and G. T. Byrd. Quantum circuits for dynamic runtime assertions in quantum computation. *IEEE Computer Architecture Letters*, 18(2):111–114, July 2019. ISSN 1556-6056 (print), 1556-6064 (electronic).
- [ZCG18] **Zhao:2018:KOA**
 Wenyi Zhao, Quan Chen, and Minyi Guo. KSM:

- Online application-level performance slowdown prediction for spatial multitasking GPGPU. *IEEE Computer Architecture Letters*, 17(2):187–191, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [ZKW12]
- Zhang:2006:BIC**
- [Zha06] Chuanjun Zhang. Balanced instruction cache: reducing conflict misses of direct-mapped caches through balanced subarray accesses. *IEEE Computer Architecture Letters*, 5(1):2–5, January 2006. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [ZL17]
- Zhou:2006:CFT**
- [Zho06] Huiyang Zhou. A case for fault tolerance and performance enhancement using chip multi-processors. *IEEE Computer Architecture Letters*, 5(1):22–25, January 2006. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [ZL18a]
- Zhang:2018:RFA**
- [ZKF⁺18] Jiangwei Zhang, Donald Kline, Jr., Long Fang, Rami Melhem, and Alex K. Jones. RETROFIT: Fault-aware wear leveling. *IEEE Computer Architecture Letters*, 17(2):167–170, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [ZL18b]
- Zidenberg:2012:MHS**
- Tsahee Zidenberg, Isaac Keslassy, and Uri Weiser. MultiAmdahl: How should I divide my heterogeneous chip? *IEEE Computer Architecture Letters*, 11(2):65–68, July/December 2012. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Zha:2017:IFM**
- Yue Zha and Jing Li. IMEC: A fully morphable in-memory computing fabric enabled by resistive crossbar. *IEEE Computer Architecture Letters*, 16(2):123–126, July/December 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Zha:2018:CRC**
- Yue Zha and Jing Li. CMA: A reconfigurable complex matching accelerator for wire-speed network intrusion detection. *IEEE Computer Architecture Letters*, 17(1):33–36, January/June 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- Zheng:2018:EPE**
- Hao Zheng and Ahmed Louri. EZ-Pass: An energy & performance-efficient power-gating router architecture for

- scalable NoCs. *IEEE Computer Architecture Letters*, 17(1):88–91, January/June 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic). [ZMC17]
- [ZLAE17] Xia Zhao, Yuxi Liu, Almutaz Adileh, and Lieven Eeckhout. LA-LLC: Inter-core locality-aware last-level cache to exploit many-to-many traffic in GPGPUs. *IEEE Computer Architecture Letters*, 16(1):42–45, January/June 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [ZLS10] Meng Zhang, Alvin R. Lebeck, and Daniel J. Sorin. Fractal consistency: Architecting the memory system to facilitate verification. *IEEE Computer Architecture Letters*, 9(2):61–64, July/December 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [ZM07] J. Zebchuk and A. Moshovos. A building block for coarse-grain optimizations in the on-chip memory hierarchy. *IEEE Computer Architecture Letters*, 6(2):33–36, February 2007. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [ZS18] Guowei Zhang and Daniel Sanchez. Leveraging hardware caches for memoization. *IEEE Computer Architecture Letters*, 17(1):59–63, January/June 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Zhu:2014:EWC] Yuhao Zhu, Aditya Srikanth, Jingwen Leng, and Vijay Janapa Reddi. Exploiting webpage characteristics for energy-efficient mobile Web browsing. *IEEE Computer Architecture Letters*, 13(1):33–36, January/June 2014. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Zhang:2016:SIW] Chulian Zhang, Hamed Tabkhi, and Gunar Schirner. Studying inter-warp divergence aware execution on GPUs. *IEEE Computer Architecture Letters*, 15(2):117–120, July/December 2016. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Zhang:2017:WDP] Dan Zhang, Xiaoyu Ma, and Derek Chiou. Worklist-directed prefetching. *IEEE Computer Architecture Letters*, 16(2):170–173, July/December 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Zhang:2018:LHC] Guowei Zhang and Daniel Sanchez. Leveraging hardware caches for memoization. *IEEE Computer Architecture Letters*, 17(1):59–63, January/June 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Zhang:2010:FCA] Meng Zhang, Alvin R. Lebeck, and Daniel J. Sorin. Fractal consistency: Architecting the memory system to facilitate verification. *IEEE Computer Architecture Letters*, 9(2):61–64, July/December 2010. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).
- [Zhao:2017:LIC] Xia Zhao, Yuxi Liu, Almutaz Adileh, and Lieven Eeckhout. LA-LLC: Inter-core locality-aware last-level cache to exploit many-to-many traffic in GPGPUs. *IEEE Computer Architecture Letters*, 16(1):42–45, January/June 2017. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Zhang:2003:WHC

- [ZVYW03] Chuanjun Zhang, F. Vahid, Jun Yang, and W. Walid. A way-halting cache for low-energy high-performance systems. *IEEE Computer Architecture Letters*, 2(1):5, January 2003. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Zheng:2015:ACC

- [ZWL15] Zhong Zheng, Zhiying Wang, and Mikko Lipasti. Adaptive cache and concurrency allocation on GPGPUs. *IEEE Computer Architecture Letters*, 14(2):90–93, July/December 2015. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).

Zokae:2018:APM

- [ZZJ18] Farzaneh Zokae, Hamid R. Zarandi, and Lei Jiang. AligneR: A process-in-memory architecture for short read alignment in ReRAMs. *IEEE Computer Architecture Letters*, 17(2):235–238, July/December 2018. CODEN ???? ISSN 1556-6056 (print), 1556-6064 (electronic).