Last update: Mon Mar 13 02:22:45 MDT 2017
Top |
Symbols |
Numbers |
Math |
A |
B |
C |
D |
E |
F |
G |
H |
I |
J |
K |
L |
M |
N |
O |
P |
Q |
R |
S |
T |
U |
V |
W |
X |
Y |
Z
BibTeX entry
@Article{Asaad:1998:SOA,
author = "S. Asaad and K. Warren",
title = "Speed Optimization of the {ALR} Circuit Using an
{FPGA} with Embedded {RAM}: a Design Experience",
journal = j-LECT-NOTES-COMP-SCI,
volume = "1482",
pages = "278--??",
year = "1998",
CODEN = "LNCSD9",
ISSN = "0302-9743 (print), 1611-3349 (electronic)",
ISSN-L = "0302-9743",
bibdate = "Sat Oct 10 14:40:24 MDT 1998",
bibsource = "http://www.math.utah.edu/pub/tex/bib/lncs1998b.bib",
acknowledgement = ack-nhfb,
}
Related entries
- circuit,
1457(0)310,
1466(0)470,
1478(0)36,
1478(0)78,
1478(0)98,
1478(0)125,
1478(0)144,
1478(0)154,
1478(0)287,
1482(0)308,
1493(0)60,
1498(0)835,
1520(0)462,
1522(0)64,
1522(0)133,
1522(0)149,
1522(0)351,
1525(0)16,
1541(0)167
- design,
1451(0)583,
1451(0)968,
1452(0)234,
1452(0)608,
1452(0)610,
1452(0)615,
1452(0)615-1,
1452(0)615-2,
1454(0)19,
1454(0)30,
1454(0)60,
1454(0)133,
1454(0)214,
1454(0)223,
1454(0)235,
1454(0)249,
1454(0)295,
1454(0)335,
1454(0)384,
1454(0)411,
1454(0)428,
1454(0)440,
1454(0)444,
1454(0)464,
1454(0)484,
1456(0)72,
1458(0)12,
1458(0)221,
1460(0)113,
1460(0)492,
1461(0)26,
1470(0)92,
1470(0)113,
1470(0)812,
1470(0)1018,
1474(0)223,
1475(0)119,
1475(0)305,
1475(0)339,
1475(0)357,
1477(0)38,
1478(0)13,
1478(0)36,
1478(0)78,
1482(0)9,
1482(0)59,
1482(0)79,
1482(0)495,
1483(0)248,
1484(0)27,
1484(0)337,
1486(0)92,
1488(0)136,
1488(0)322,
1488(0)358,
1488(0)370,
1492(0)154,
1493(0)60,
1494(0)249,
1494(0)353,
1496(0)335,
1498(0)917,
1498(0)937,
1498(0)947,
1504(0)105,
1505(0)207,
1505(0)231,
1506(0)290,
1507(0)7,
1507(0)35,
1507(0)197,
1507(0)349,
1507(0)363,
1507(0)465,
1511(0)219,
1513(0)693,
1513(0)703,
1513(0)819,
1514(0)80,
1515(0)191,
1516(0)60,
1516(0)77,
1522(0)49,
1522(0)64,
1522(0)204,
1526(0)69,
1528(0)105,
1531(0)96,
1536(0)186,
1536(0)609,
1541(0)142,
1541(0)438,
1541(0)476,
1544(0)152,
1545(0)46,
1553(0)27
- Embedded,
1452(0)36,
1452(0)544,
1460(0)561,
1474(0)83,
1474(0)146,
1474(0)156,
1474(0)176,
1474(0)208,
1474(0)261,
1485(0)221,
1485(0)257,
1493(0)1,
1494(0)170,
1494(0)208,
1494(0)249,
1494(0)304,
1494(0)395,
1494(0)413,
1516(0)319
- experience,
1452(0)414,
1454(0)178,
1454(0)424,
1454(0)449,
1460(0)250,
1488(0)370,
1488(0)392,
1488(0)460,
1496(0)63,
1497(0)137,
1507(0)255,
1531(0)216,
1553(0)238
- FPGA,
1478(0)36,
1482(0)179,
1482(0)228,
1482(0)316,
1482(0)461
- Optimization,
1460(0)342,
1470(0)422,
1470(0)456,
1470(0)528,
1470(0)923,
1474(0)235,
1475(0)71,
1475(0)95,
1484(0)303,
1495(0)188,
1495(0)366,
1498(0)13,
1498(0)159,
1498(0)231,
1498(0)241,
1498(0)292,
1498(0)378,
1498(0)448,
1498(0)722,
1498(0)722-1,
1498(0)885,
1498(0)917,
1517(0)1,
1518(0)357,
1520(0)463,
1531(0)530,
1533(0)437,
1541(0)275,
1541(0)476,
1541(0)543
- Speed,
1469(0)360,
1482(0)159,
1482(0)386,
1482(0)436,
1482(0)476,
1483(0)2