Last update: Mon Mar 13 02:22:45 MDT 2017
Top |
Symbols |
Numbers |
Math |
A |
B |
C |
D |
E |
F |
G |
H |
I |
J |
K |
L |
M |
N |
O |
P |
Q |
R |
S |
T |
U |
V |
W |
X |
Y |
Z
BibTeX entry
@Article{Hanna:1998:AVM,
author = "K. Hanna",
title = "Automatic Verification of Mixed-Level Logic Circuits",
journal = j-LECT-NOTES-COMP-SCI,
volume = "1522",
pages = "133--??",
year = "1998",
CODEN = "LNCSD9",
ISSN = "0302-9743 (print), 1611-3349 (electronic)",
ISSN-L = "0302-9743",
bibdate = "Tue Jan 5 08:21:58 MST 1999",
bibsource = "http://www.math.utah.edu/pub/tex/bib/lncs1998b.bib",
acknowledgement = ack-nhfb,
}
Related entries
- Automatic,
1451(0)756,
1451(0)897,
1451(0)1037,
1452(0)264,
1457(0)132,
1458(0)97,
1458(0)235,
1460(0)90,
1470(0)102,
1470(0)411,
1470(0)688,
1474(0)31,
1476(0)67,
1477(0)68,
1478(0)13,
1495(0)286,
1496(0)439,
1496(0)509,
1496(0)509-1,
1496(0)623,
1496(0)631,
1496(0)732,
1496(0)761,
1496(0)770,
1496(0)944,
1496(0)1222,
1497(0)19,
1503(0)152,
1503(0)311,
1506(0)155,
1507(0)334,
1511(0)41,
1513(0)585,
1522(0)204,
1529(0)41,
1531(0)205,
1531(0)436,
1532(0)375,
1547(0)394
- circuit,
1457(0)310,
1466(0)470,
1478(0)36,
1478(0)78,
1478(0)98,
1478(0)125,
1478(0)144,
1478(0)154,
1478(0)287,
1482(0)278,
1482(0)308,
1493(0)60,
1498(0)835,
1520(0)462,
1522(0)64,
1522(0)149,
1522(0)351,
1525(0)16,
1541(0)167
- verification,
1451(0)1005,
1454(0)30,
1466(0)67,
1466(0)629,
1476(0)183,
1479(0)189,
1479(0)349,
1485(0)175,
1486(0)158,
1486(0)262,
1488(0)76,
1494(0)4,
1496(0)1075,
1504(0)153,
1512(0)28,
1516(0)329,
1522(0)1,
1522(0)2,
1522(0)18,
1522(0)115,
1522(0)204,
1522(0)222,
1522(0)351,
1522(0)369,
1522(0)433,
1522(0)514,
1526(0)273,
1530(0)197,
1530(0)269,
1536(0)150,
1536(0)239,
1536(0)276,
1536(0)350,
1536(0)515,
1536(0)541