Entry Srinivasan:1999:ISR from lncs1999a.bib
Last update: Sun Jun 12 03:08:01 2016
Top |
Symbols |
Numbers |
Math |
A |
B |
C |
D |
E |
F |
G |
H |
I |
J |
K |
L |
M |
N |
O |
P |
Q |
R |
S |
T |
U |
V |
W |
X |
Y |
Z
BibTeX entry
@Article{Srinivasan:1999:ISR,
author = "V. Srinivasan and S. Radhakrishnan and R. Vemuri and
J. Walrath",
title = "Interconnect Synthesis for Reconfigurable Multi-{FPGA}
Architectures",
journal = j-LECT-NOTES-COMP-SCI,
volume = "1586",
pages = "588--??",
year = "1999",
CODEN = "LNCSD9",
ISSN = "0302-9743 (print), 1611-3349 (electronic)",
ISSN-L = "0302-9743",
bibdate = "Mon Sep 13 16:57:02 MDT 1999",
bibsource = "http://www.math.utah.edu/pub/tex/bib/lncs1999a.bib",
acknowledgement = ack-nhfb,
}
Related entries
- architecture,
1542(0)312,
1542(0)331,
1542(0)348,
1555(0)211,
1555(0)227,
1555(0)243,
1555(0)261,
1556(0)248,
1557(0)211,
1557(0)327,
1557(0)327,
1557(0)559,
1569(0)152,
1573(0)439,
1574(0)184,
1577(0)144,
1580(0)65,
1580(0)75,
1586(0)138,
1586(0)363,
1586(0)418,
1586(0)568,
1586(0)597,
1586(0)606,
1586(0)670,
1586(0)679,
1586(0)703,
1586(0)938,
1586(0)1025,
1586(0)1316,
1593(0)60,
1593(0)391,
1593(0)573,
1593(0)683,
1594(0)150,
1594(0)340,
1597(0)1,
1597(0)25,
1597(0)55,
1597(0)469,
1599(0)47
- Interconnect,
1586(0)924
- Multi-{FPGA},
1586(0)597
- Reconfigurable,
1542(0)83,
1542(0)348,
1557(0)211,
1573(0)334,
1586(0)568,
1586(0)579,
1586(0)616,
1586(0)625,
1586(0)652,
1586(0)661,
1586(0)670,
1586(0)679,
1586(0)700,
1586(0)706,
1586(0)911
- synthesis,
1542(0)273,
1559(0)1,
1559(0)21,
1559(0)41,
1559(0)61,
1559(0)81,
1559(0)101,
1559(0)124,
1559(0)143,
1559(0)143,
1559(0)159,
1559(0)179,
1559(0)199,
1559(0)219,
1559(0)240,
1559(0)255,
1559(0)271,
1559(0)289,
1559(0)308,
1559(0)309,
1559(0)313,
1559(0)316,
1559(0)319,
1559(0)322,
1559(0)325,
1559(0)328,
1567(0)1,
1569(0)152,
1573(0)563,
1583(0)41,
1585(0)373
- Vemuri, R.,
1586(0)606
- {FPGA}, Multi-,
1586(0)597