Entry Gao:1997:WSN from tcs1995.bib
Last update: Sun Oct 15 02:56:11 MDT 2017
Top |
Symbols |
Numbers |
Math |
A |
B |
C |
D |
E |
F |
G |
H |
I |
J |
K |
L |
M |
N |
O |
P |
Q |
R |
S |
T |
U |
V |
W |
X |
Y |
Z
BibTeX entry
@Article{Gao:1997:WSN,
author = "B. Gao and F. K. Hwang",
title = "Wide-sense nonblocking for multirate $3$-stage {Clos}
networks",
journal = j-THEOR-COMP-SCI,
volume = "182",
number = "1--2",
pages = "171--182",
day = "15",
month = aug,
year = "1997",
CODEN = "TCSCDI",
ISSN = "0304-3975 (print), 1879-2294 (electronic)",
ISSN-L = "0304-3975",
bibdate = "Mon Jul 19 22:21:05 MDT 1999",
bibsource = "http://www.elsevier.com/cgi-bin/cas/tree/store/tcs/cas_free/browse/browse.cgi?year=1997&volume=182&issue=1-2;
http://www.math.utah.edu/pub/tex/bib/tcs1995.bib",
URL = "http://www.elsevier.com/cgi-bin/cas/tree/store/tcs/cas_sub/browse/browse.cgi?year=1997&volume=182&issue=1-2&aid=2354",
acknowledgement = ack-nhfb,
classification = "C4230M (Multiprocessor interconnection); C5220P
(Parallel architecture)",
corpsource = "Dept. of Comput. Sci., Minnesota Univ., Minneapolis,
MN, USA",
fjournal = "Theoretical Computer Science",
journal-URL = "http://www.sciencedirect.com/science/journal/03043975/",
keywords = "3-stage Clos networks; circuit switching; Clos
network; multirate environment; multistage
interconnection networks; nonblocking; rearrangeably
nonblocking; strictly nonblocking; wide-sense
nonblocking",
pubcountry = "Netherlands",
treatment = "T Theoretical or Mathematical",
}
Related entries
- $3$,
140(2)205,
186(1)1,
188(1)231,
223(1)1
- architecture,
140(2)333,
143(2)335,
162(2)245,
162(2)351,
169(1)39,
178(1)265,
181(2)357,
186(1)171,
191(1)245,
196(1)181,
197(1)57
- C4230M,
140(2)319,
140(2)333,
147(1)1,
156(1)203,
158(1)53,
162(2)225,
162(2)245,
162(2)283,
175(2)337,
178(1)265,
181(2)337,
186(1)171,
194(1)123,
196(1)181
- C5220P,
140(2)333,
162(2)245,
162(2)351,
178(1)265,
181(2)357,
186(1)171,
196(1)181
- circuit,
137(1)109,
137(2)279,
141(1)283,
143(2)335,
148(1)33,
154(1)23,
156(1)99,
157(1)91,
158(1)193,
161(1)141,
162(1)133,
163(1)283,
174(1)137,
180(1)325,
188(1)117,
191(1)97,
191(1)215,
197(1)57,
197(1)171,
209(1)47,
209(1)389
- environment,
138(1)3,
138(1)169,
138(1)211,
139(1)69,
161(1)235,
167(1)131,
183(2)253,
187(1)221,
187(1)231,
192(2)287,
194(1)246-1,
198(1)177
- interconnection,
140(2)319,
140(2)333,
147(1)1,
156(1)203,
158(1)53,
158(1)161,
162(2)225,
162(2)245,
162(2)283,
175(2)337,
178(1)265,
181(2)337,
186(1)171,
194(1)123,
196(1)181,
207(1)171,
207(1)193
- multiprocessor,
140(2)319,
140(2)333,
147(1)1,
156(1)203,
158(1)53,
162(2)225,
162(2)245,
162(2)283,
175(2)337,
178(1)265,
181(2)337,
181(2)379,
186(1)171,
194(1)123,
196(1)181
- multirate,
148(1)1
- stage,
175(2)239,
177(2)351
- strictly,
176(1)329
- switching,
137(1)109,
138(1)101,
156(1)99,
156(1)263,
174(1)137,
174(1)217,
174(1)269,
178(1)103,
178(1)237,
182(1)203,
185(2)347,
188(1)117,
189(1)221,
194(1)123