Entry Weiss:1993:OSM from ieeepardisttech.bib

Last update: Fri Mar 2 02:06:23 MST 2018                Valid HTML 3.2!

Index sections

Top | Symbols | Numbers | A | B | C | D | E | F | G | H | I | J | K | L | M | N | O | P | Q | R | S | T | U | V | W | X | Y | Z

BibTeX entry

@Article{Weiss:1993:OSM,
  author =       "Shlomo Weiss",
  title =        "Optimizing a superscalar machine to run vector code",
  journal =      j-IEEE-PAR-DIST-TECH,
  volume =       "1",
  number =       "2",
  pages =        "73--83",
  month =        may,
  year =         "1993",
  CODEN =        "IPDTEX",
  DOI =          "https://doi.org/10.1109/88.218177",
  ISSN =         "1063-6552 (print), 1558-1861 (electronic)",
  ISSN-L =       "1063-6552",
  bibdate =      "Fri Apr 11 07:24:28 MDT 1997",
  bibsource =    "Compendex database;
                 http://www.math.utah.edu/pub/tex/bib/ieeepardisttech.bib",
  acknowledgement = ack-nhfb,
  affiliation =  "Tel Aviv Univ",
  affiliationaddress = "Tel Aviv, Isr",
  classification = "721.2; 723.1; 723.2; C5220P (Parallel architecture);
                 C5440 (Multiprocessor systems and techniques); C5470
                 (Performance evaluation and testing)",
  corpsource =   "Dept. of Electr. Eng. and Syst., Tel Aviv Univ.,
                 Israel",
  journalabr =   "IEEE Parallel Distrib Technol",
  keywords =     "Clock cycles; Computer architecture; Data processing;
                 IBM superscalar RISC System/6000; instruction set
                 computing; Logic design; parallel processing;
                 performance evaluation; reduced; Reduced instruction
                 set computing; Run vector code; Sorting; streamlined;
                 superscalar machine optimisation; Superscalar
                 processors; vector architecture; vector code; vector
                 processor systems; vector-level performance",
  treatment =    "P Practical",
}

Related entries