Entry Oberman:1998:RML from tcs1995.bib

Last update: Sun Oct 15 02:56:11 MDT 2017                Valid HTML 3.2!

Index sections

Top | Symbols | Numbers | Math | A | B | C | D | E | F | G | H | I | J | K | L | M | N | O | P | Q | R | S | T | U | V | W | X | Y | Z

BibTeX entry

@Article{Oberman:1998:RML,
  author =       "Stuart F. Oberman and Michael J. Flynn",
  title =        "Reducing the mean latency of floating-point addition",
  journal =      j-THEOR-COMP-SCI,
  volume =       "196",
  number =       "1--2",
  pages =        "201--214",
  day =          "06",
  month =        apr,
  year =         "1998",
  CODEN =        "TCSCDI",
  ISSN =         "0304-3975 (print), 1879-2294 (electronic)",
  ISSN-L =       "0304-3975",
  bibdate =      "Mon Jul 19 22:21:44 MDT 1999",
  bibsource =    "http://www.elsevier.com/cgi-bin/cas/tree/store/tcs/cas_free/browse/browse.cgi?year=1998&volume=196&issue=1-2;
                 http://www.math.utah.edu/pub/tex/bib/tcs1995.bib",
  URL =          "http://www.elsevier.com/cas/tree/store/tcs/sub/1998/196/1-2/2737.pdf",
  acknowledgement = ack-nhfb,
  classification = "C5230 (Digital arithmetic methods)",
  corpsource =   "Comput. Syst. Lab., Stanford Univ., CA, USA",
  fjournal =     "Theoretical Computer Science",
  journal-URL =  "http://www.sciencedirect.com/science/journal/03043975/",
  keywords =     "adders; floating point arithmetic; floating-point
                 adder; floating-point addition; maximum throughput;
                 mean addition latency; mean latency; microprocessors;
                 shift-add-shift-round data flow; single-cycle
                 throughput",
  pubcountry =   "Netherlands",
  treatment =    "P Practical",
}

Related entries