Entry Sicola:1994:ADH from dectechj.bib

Last update: Thu Sep 27 02:13:54 MDT 2018                Valid HTML 4.0!

Index sections

Top | Symbols | Math | A | B | C | D | E | F | G | H | I | J | K | L | M | N | O | P | Q | R | S | T | U | V | W | X | Y | Z

BibTeX entry

@Article{Sicola:1994:ADH,
  author =       "Stephen J. Sicola",
  title =        "The Architecture and Design of {HS-series StorageWorks
                 Array Controllers}",
  journal =      j-DEC-TECH-J,
  volume =       "6",
  number =       "4",
  pages =        "5--25",
  month =        "Fall",
  year =         "1994",
  CODEN =        "DTJOEL",
  ISSN =         "0898-901X",
  bibdate =      "Thu Mar 20 18:15:43 MST 1997",
  bibsource =    "http://www.math.utah.edu/pub/tex/bib/dectechj.bib",
  URL =          "ftp://ftp.digital.com/pub/Digital/info/DTJ/v6n4/The_Architecture_and_Design_o_01apr1995DTJG01P8.ps;
                 http://www.digital.com:80/info/DTJG01/DTJG01SC.TXT",
  abstract =     "The HS series of StorageWorks array controllers is a
                 new family of Digital products that includes models for
                 both open systems and systems that use Digital's
                 proprietary buses. The HS-series controllers combine
                 performance, availability, and reliability in total
                 storage subsystem solutions that use industry-standard
                 storage devices. The architecture and design of
                 StorageWorks array controllers represents a balance
                 between the market requirements and the available
                 technology. The engineering trade-offs led to an
                 innovative design that incorporates product features
                 such as a dual-active controller configuration,
                 write-back caching, Parity RAID technology, and SCSI-2
                 device handling.",
  acknowledgement = ack-nhfb,
  classcodes =   "B1265F (Microprocessors and microcomputers); B6210L
                 (Computer communications); C5130 (Microprocessor
                 chips); C5620 (Computer networks and techniques)",
  classification = "B1265F (Microprocessors and microcomputers); B6210L
                 (Computer communications); C5130 (Microprocessor
                 chips); C5620 (Computer networks and techniques)",
  keywords =     "Availability; availability; Dual-active controller
                 configuration; dual-active controller configuration;
                 handling; HS-series storageWorks array controllers;
                 microcontrollers; open systems; Open systems; open
                 systems; Parity RAID technology; Performance;
                 performance; reliability; Reliability; SCSI-2 device;
                 SCSI-2 device handling; subsystem solutions; total
                 storage; Total storage subsystem solutions; write-back
                 caching; Write-back caching",
  thesaurus =    "Microcontrollers; Open systems",
  treatment =    "A Application; P Practical",
}

Related entries