Entry Gschwind:1994:RHE from sigcse1990.bib

Last update: Wed Sep 26 02:07:32 MDT 2018                Valid HTML 4.0!

Index sections

Top | Symbols | Numbers | Math | A | B | C | D | E | F | G | H | I | J | K | L | M | N | O | P | Q | R | S | T | U | V | W | X | Y | Z

BibTeX entry

@Article{Gschwind:1994:RHE,
  author =       "Michael Gschwind",
  title =        "Reprogrammable hardware for educational purposes",
  journal =      j-SIGCSE,
  volume =       "26",
  number =       "1",
  pages =        "183--187",
  month =        mar,
  year =         "1994",
  CODEN =        "SIGSD3",
  DOI =          "https://doi.org/10.1145/191033.191102",
  ISSN =         "0097-8418 (print), 2331-3927 (electronic)",
  ISSN-L =       "0097-8418",
  bibdate =      "Sat Nov 17 18:57:24 MST 2012",
  bibsource =    "http://portal.acm.org/;
                 http://www.math.utah.edu/pub/tex/bib/sigcse1990.bib",
  abstract =     "This paper presents a novel idea in teaching computer
                 architecture by using programmable hardware. Current
                 teaching models for computer architecture today are
                 either mostly theory-only or implementation oriented.
                 Theory-based architecture courses lack the feedback to
                 show students the effects of their decisions.
                 Implementation-oriented instruction emphasizes the
                 implementation aspects, that is, very low-level
                 implementation strategies, over CPU architecture and
                 forces the usage of very limited CPU designs to reduce
                 complexity. High cost and long manufacturing times are
                 other problems associated with this approach. We
                 propose to use field programmable gate arrays (FPGAs)
                 to allow fast implementation of chip designs. This
                 allows for a fast debug cycle, as designs can be
                 altered and downloaded in a matter of hours. As FPGAs
                 are pretested, only logic functionality has to be
                 validated, reducing the time to get a workable
                 implementation of a chip considerably.",
  acknowledgement = ack-nhfb,
  fjournal =     "SIGCSE Bulletin (ACM Special Interest Group on
                 Computer Science Education)",
  journal-URL =  "http://portal.acm.org/browse_dl.cfm?idx=J688",
}

Related entries